

**DEPARTMENT OF INSTRUMENTATION AND CONTROL ENGINEERING**  
**NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI**

**COURSE PLAN**

<b>COURSE OUTLINE</b>			
<b>Course Title</b>	<b>Digital Electronics</b>		
<b>Course Code</b>	<b>ICPC 15</b>	<b>No. of Credits</b>	<b>3</b>
<b>Department</b>	<b>ICE</b>	<b>Faculty</b>	<b>Dr. D. Ezhilarasi</b>
<b>Pre-requisites Course Code</b>	<b>Nil</b>		
<b>Course Teacher Email</b>	<b>ezhil@nitt.edu</b>	<b>Mobile No.</b>	<b>9444878908</b>
<b>Course Type</b>	<b>Core course</b>		
<b>COURSE OVERVIEW</b>			
<p>This course covers combinational and sequential logic circuits. Topics include number systems, Boolean algebra, logic families, medium scale integration (MSI) and large scale integration (LSI) circuits, analysis and design of combinational and sequential circuits. Upon completion, students should be able to construct, analyze, verify, and troubleshoot digital circuits using appropriate techniques and test equipment.</p>			
<b>COURSE OBJECTIVES</b>			
<p>The subject aims to provide the student with</p> <ol style="list-style-type: none"> <li>1) An understanding of number system, codes and their conversions</li> <li>2) The capability to reduce Boolean expression using K-map and tabular methods</li> <li>3) The ability to design and analyze combinational and sequential logic circuits for a given problem statement.</li> <li>4) An understanding of Digital hardware and different types of logic families.</li> </ol>			
<b>COURSE OUTCOMES (CO)</b>			
<p>Students will:</p> <ol style="list-style-type: none"> <li>1. Understand how digital and logic computing is built from the fundamentals of semiconductor electronics and learn the capability to use abstractions to analyze and design digital electronic circuits</li> <li>2. Gain knowledge on the basic logics and techniques related with digital computing</li> <li>3. Develop expertise to design and implement various complicated digital systems to be applicable for signal measurement and processing</li> </ol>			
<b>Course Outcomes</b>		<b>Aligned Programme Outcomes (PO)</b>	
1. Understand how digital and logic computing is built from the fundamentals of		1. would have developed an ability to apply the knowledge of mathematics, sciences, and	

semiconductor electronics and learn the capability to use abstractions to analyze and design digital electronic circuits	engineering fundamentals to the field of instrumentation & control.
2. Gain knowledge on the basic logics and techniques related with digital computing	2. would have possessed a comprehensive understanding of a wider range of electronic devices, analog and digital electronic circuits and the state-of-the-art advanced electronic systems invariably found in every measurement and instrumentation system
3. Develop expertise to design and implement various complicated digital systems to be applicable for signal measurement and processing	3. would have recognized the need for engaging themselves in independent and life-long learning in the broadest context of technological change

### COURSE TEACHING AND LEARNING ACTIVITIES

S.No.	Weeks	Topic	Mode of Delivery
1	1 <sup>st</sup> & 2 <sup>nd</sup> Week	Review of number systems and logic gates, Algebraic reductions, Binary codes -Weighted and non-weighted, number compliments, Binary arithmetic, Error detecting and error correcting codes	Chalk and talk
2	3 <sup>rd</sup> & 4 <sup>th</sup> week	SOP, POS Canonical logic forms, Karnaugh maps and Quine-McClusky methods, Don't care conditions, minimization of multiple output functions. Synthesis of combinational functions: Arithmetic circuits-Adder/Subtractor, carry look-ahead adder, signed number addition and subtraction, BCD adders. IC adders.	Chalk and talk
3	5 <sup>th</sup> & 6 <sup>th</sup> week	Multiplexers, implementation of combinational functions using multiplexers, de-multiplexers, decoders, code converters, Digital ICs for combinational logic circuits, Complexity and propagation delay analysis of circuits.	Chalk & talk
4	7 <sup>th</sup> & 8 <sup>th</sup> week	Sequential Logic: Basic latch circuit, Debouncing of a switch, Flip-Flops: truth table and excitation table, conversion of Flip-flops, integrated circuit flip-flops. Race in sequential circuits,.	Chalk and talk
5	9 <sup>th</sup> & 10 <sup>th</sup> week	Shift Registers, Counters - Synchronous, Asynchronous, Up-Down, Design of counters Analysis of clocked sequential circuits.	Chalk and talk
6	11 <sup>th</sup> & 12 <sup>th</sup> week	Design with state equations, Moore and Mealy graphs, State reduction and assignment ,Sequence detection, Hazards. Programmable logic devices,Design using Programmable Logic Devices (ROM,PLA,PAL,FPGA).	Chalk and talk
7	13 <sup>th</sup> & 14 <sup>th</sup> week	Digital Hardware: Logic levels, Digital integrated circuits, Logic delay times, Fan-Out and Fan-In, Logic families, Interfacing between different families. CMOS Electronics: CMOS electronics and Electronic logic gates, The CMOS inverter, Logic formation using MOSFETs, CMOS memories.	Chalk and talk

## ESSENTIAL READINGS : Textbooks and reference books

1. M.M. Mano, Logic and Computer Design Fundamentals ,Pearson, 4thEdition, 2014
2. J.P. Uyemura, A First Course in Digital Systems Design, Brooks/Cole Publishing Co.
3. W. H. Gothmann, "Digital Electronics - An Introduction to Theory and Practice", Prentice Hall of India, 2000
4. Ronald J. Tocci, Digital Systems- Principles and Applications,10<sup>th</sup> Edition, Pearson International, 2007
5. J.M. Rabaey, Digital Integrated Circuits: A Design Perspective, 2nd Edition, Prentice Hall of India, 2003

## COURSE ASSESSMENT METHODS

S.No.	Mode of Assessment	Week/Date	Duration	% Weightage
1	Hands on Test -1	Third Week of August	1 hour	15%
2	Test-2	First Week of October	1 1/2Hour	25%
3	Assignment	Forth week of October		10%
4	End Sem Exam	Second Week of December	3 Hours	50%

## COURSE EXIT SURVEY

Written feedback from students during middle of the course

## COURSE POLICY (including plagiarism, academic honesty, attendance, etc.)

Retest will be conducted for students who miss Test1 or Test2. But they should get permission from the faculty by giving valid reason in written form to write retest.

65 % attendance is must. Below 65 % attendance will be awarded V Grade (Redo)

### Grading Policy

Relative grading based on normalized curve or Z-score will be followed

### Reassessment Examination

- A student may, for valid reasons on production of valid medical certificate and with the approval of Head of the Department be permitted to withdraw from appearing for the End Sem Examination. Withdrawal application shall be valid only if it is made before the commencement of the examination.
- For students who miss the final sem assessment, reassessment will be conducted for 50% mark and internal marks remain same.
- Those who failed in the subject may register for reassessment examination which will be conducted for 100% mark (Absolute grading where passing minimum is 40).
- Grades for the students who have withdrawn from writing the end sem exam will be same as the regular assessment grades. For those who are failed or absent and

appearing for reassessment, the maximum grade is restricted to 'E'.

- Reassessment exam will be conducted in the first week of the next semester or earlier during the vacation.
- Students who fail in reassessment exam have to register for formative assessment.

### ADDITIONAL COURSE INFORMATION

The Course instructor is available for consultation at any time during office hours. Queries may also be emailed to the Course instructor directly at ezhil@nitt.edu

### FOR SENATE'S CONSIDERATION

Course Faculty [Signature]  
27/7/17.

CC-Chairperson Goldin R. Bennet  
27/7/2017

HOD [Signature]  
27/7/17

Date: 27-7-2017

