NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI

COURSE OUTLINE TEMPLATE										
Course Title Digital Electronics										
Course Code		EEPC15			No. of Credits		03			
		EEE (2 nd year A section)				Faculty		Mrs. S. Mageshwari		
Pre-requisites Essentials of Electron Devices(EEPC10)										
Course Code										
Course									×	
Coordinator(s)										
(if, applicable)										
Other Course		Telephone No. 0431-2503260						9		
Teacher(s)/Tutor(s) Course Type		Core course				☐ Elective course				
Course	зтуре	V	Core	Jourse		Liective	Course			
	50.100 独身发行							1935年1月1日		
COURSE OVERVIEW										
This is a basic course to teach Digital fundamentals which starts with number systems and move further into the different logic circuits like combinational and sequential in detail.										
COURSE OBJECTIVES										
This subject exposes the students to digital fundamentals										
COURSE OUTCOMES (CO)										
On completion of the course the students would be able to: Aligned Programme Outcomes						itcomes (PO)				
1. Interpret, convert and represent d				ifferent number PO1, PO2			PO1, PO	2, PO3, PO6, PO8, PO9,		
system	is.						PO10, PO	D13.		
			nine Boolean algebra, logic							
	eir simplification.			£)						
Design and analyze combinational and sequential logic										
circuits		NDIE	A DAUNIO	A OTIVITIE	0					
S.No.	URSE TEACHING AND LEARNING ACTIVITIES o. Week Topic Mode of					Mode of				
3.140.	. vveek			Торіс					Delivery	
1.	1 (two hours)	wo hours)		Review of number systems,					C&T	
	,									
2.	1 (one nour), 2	one hour), 2 (one hour)		Binary codes – BCD and computations					C&T, PPTs	
3. 2 (two hours),3(t				error detection and correction codes. Digital Logic families:RTL,DTL,TTL,ECL and MOSL					C&T	
4.	3 (one hour)			Objective Test					-	
5.	3(One hour),			Combinational logic - representation of logic					C&T	
4 (three hours)		functions			- SOP and POS forms K-map			Odi		
30	4 (undernours)			representations – minimization using K maps						
6. 5 (two hours)				simplification and implementation of					C&T, PPT	
	•	combinat								
				demultiple						
7.				code converters, adders, subtractors					PPT, C&T	
	6 (two hours)		(Hands-on Test – 1)							
8.	6 (one hour)			Objective cum Design Test					-	
9.	7 (two hours)							T flip flops –	C&T, PPT	
				level trigg	erin	g and ed	ige trigge	ring		

10.	7 (one hour),	Hands-on T	Hands-on Test - 2 counters – asynchronous and synchronous					
	8 (three hours),	type - Mod	type – Modulo counters					
11	9 (three hours)	Chiff rogiet	Shift registers - Ring counters.					
11. 12.	10 (two hours) 10 (one hour),	Synchrono	Synchronous Sequential Logic circuits-state table and excitation tables-state diagrams					
12.	11 (one hour).	table and e						
40	11 (one hour)		Moore and Mealy models					
13. 14.	11 (one hour)	Analogy Mo	Analogy Model Evaluation					
15.	12 (three hours)	Design of sequential	Design of counters-analysis of synchronous sequential logic circuits-state reduction and state assignment.					
16.	13 (three hours)	Asynchron Transition – circuits v	C&T, PPT (partly Flip-class)					
17.	14 (two hours)	Introduction hazards.	on to design – impli	C&T, PPT				
18.	14 (one hour), 15 (three hours)	garden de la companya	Programmable logic array and devices.					
19.	16 (one hour)	Compensa	Compensation Assessment (CPA)					
COUR	SE ASSESSMENT METHOD	S		In Car	0/ Maightag			
S.No.	Mode of Assessment		Week/Date	Duration	% Weightag			
1.			3	30 minutes				
2.	Hands-on Test – 1		6	One hour	15			
3.		t	6	One hour	15			
	Hands-on Test – 2	141.541 1.44 1.44	8	One hour	15			
5	Analogy Model (Group – 2	members)	11	One hour	10			
3.	Compensation Assessme	nt (CPA)	CPA) 16 One hour		15* 30			
6		110 (01 11)	End of semester Two hours					
* Cond	ditions for Compensation A		PA) may be referred	in Assessment				
(expla	iined below). NTIAL READINGS : Textboo	ks, reference	books Website add	resses, journals	, etc			

Text.Books:

- 1. Morris Mano.M, 'Digital logic and computer design', Prentice Hall of India, 3rd Edition, 2005.
- 2. Donald D. Givone, 'Digital Principles and Design', Tata McGraw Hill, 1st Edition, 2002.

Reference Books:

- 1. Tocci R.J., Neal S. Widmer, 'Digital Systems: Principles and Applications', Pearson Education Asia, 2014.
- 2. Donald P Leach, Albert Paul Malvino, Goutam Sha, 'Digital Principles and Applications', The McGraw Hill, 7th edition, 2010.

COURSE EXIT SURVEY (mention the ways in which the feedback about the course is assessed and indicate the attainment also)

Feedback from the students during class committee meetings Anonymous feedback through questionnaire End semester feedback on Course Outcomes

COURSE POLICY (including plagiarism, academic honesty, attendance, etc.)

CORRESPONDENCE

- 1. All the students are advised to check their WEBMAIL regularly. All the correspondence (schedule of classes/ schedule of assessment/ course material/ any other information regarding this course) will be done through their webmail only.
- 2. Queries (if required) to the course teacher shall only be emailed to digitalelectronics.eee@gmail.com

ASSESSMENT

- 1. Attending all the assessments are MANDATORY for every student.
- 2. If any student is not able to attend any of the continuous assessments CAs: 1 and 3 (refer SI. Nos. in course assessment methods) due to genuine reason, student is permitted to attend the compensation assessment (CPA) with % weightage equal to maximum of the CAs. However, maximum of the % weightage among the assessments for which the student was absent will be considered for computing marks for CA.
- 3. At any case, CPA will not be considered as an improvement test.
- 4. The minimum marks for passing this course and grading pattern will adhere to the regulations of the Institute.

ATTENDANCE

- 1. Attendance will be taken by the faculty in all the contact hours.
- 2. Attendance of ALL STUDENTS is EXPECTED for the physical contact hours mentioned. Every student should maintain minimum 75 % attendance in these contact hours to attend the Final Written Examination.
- Any student, who fails to maintain 75% and secured more than 50% marks in the assessments conducted (SI. No. 1 to 5 in the course assessment methods) will be permitted to attend the final written exam.
- 4. Students not having sufficient attendance (75%) at the end of the semester and also fail to score the required marks (50%) in assessments (as mentioned in Point: 3, above) will have to RE-DO the course.

ACADEMIC HONESTY & PLAGIARISM

- All the students are expected to do their own work. Taking of information by means of copying simulations, assignments, looking or attempting to look at another student's paper or bringing and using study material in any form for copying during an examination is considered dishonest.
- 2. Tendering of information such as giving one's program, simulation work, assignments to another student to use or copy is also considered dishonest.
- 3. Preventing or hampering other students from pursuing their academic activities is also considered as academic dishonesty. Any evidence of such academic dishonesty will result in the loss of all marks on that assignment or examination. Additionally, the names of those students so penalized will be reported to the Office of Dean (Students), Office of Dean (Academic) and Training & Placement Cell for the records.
- 4. Students who honestly produce original and OUTSTANDING WORK will be REWARDED with additional marks.

ADDITIONAL COURSE INFORMATION

The Course Coordinator is available for consultation at times that is displayed on the coordinator's office notice board.

Queries may also be emailed to the Course Coordinator directly at digitalelectronics.eee@gmail.com

FOR SENATE'S CONSIDERATION

Course Faculty & Magshware CC-Chairperson

НОГ

8N/3/03/2017