This course outline template acts as a guide for writing your course outline. As every course is different, please feel free to amend the template/ format to suit your requirements.

COURSE OUTLINE TE						
Course Title	HDL Programming Labo	oratory				
Course Code	EC655	No. of Credits	2			
Department	ECE	Faculty	Dr. R. K. Kavitha			
Pre-requisites Course Code	None					
Course						
Coordinator(s) (if, applicable)						
Other Course	rkkavitha@nitt.edu	Telephone	0431-2503322			
Teacher(s)/Tutor(s)	_	No.				
E-mail						
Course Type	\checkmark Lab course	Elective co	burse			
COURSE OVERVIEW						
This course will Introduc	ce Fundamentals of HDL pr	ogramming				
COURSE OBJECTIVES	S					
To design combin	ational, sequential circuits usi	ng Verilog HDL.				
-	gn the digital circuit by means		ed Engineering tools which			
-	mming with the help of Verilo	•				
		611021				
COURSE OUTCOMES	(CO)					
COURSE OUTCOMES	(CO)		Aligned Programme Outcomes (PO)			
Course Outcomes		ents are able	Aligned Programme Outcomes (PO)			
Course Outcomes	(CO)	ents are able				
Course Outcomes After successful completo	ation of the course the stude	ents are able				
Course Outcomes After successful comple	ation of the course the stude	ents are able	Outcomes (PO)			
Course Outcomes After successful completo	ation of the course the stude	ents are able	Outcomes (PO) PO1 -H			
Course Outcomes After successful completo CO1: understand the basic	ation of the course the stude		Outcomes (PO) PO1 -H PO2,PO5-M PO3,PO5-L PO1-H			
Course Outcomes After successful completo CO1: understand the basic CO2: model digital syst	etion of the course the stude		Outcomes (PO) PO1 -H PO2,PO5-M PO3,PO5-L PO1-H PO2,PO3,PO5-M			
Course Outcomes After successful completo CO1: understand the basic	etion of the course the stude		Outcomes (PO) PO1 -H PO2,PO5-M PO3,PO5-L PO1-H			
Course Outcomes After successful completo CO1: understand the basic CO2: model digital syst abstraction	etion of the course the stude c concepts of verilog HDL ems in verilog HDL at diff	erent levels of	Outcomes (PO) PO1 -H PO2,PO5-M PO3,PO5-L PO1-H PO2,PO3,PO5-M PO4,PO9-L			
Course Outcomes After successful completo CO1: understand the basic CO2: model digital syst abstraction	etion of the course the stude	erent levels of	Outcomes (PO) PO1 -H PO2,PO5-M PO3,PO5-L PO1-H PO2,PO3,PO5-M PO4,PO9-L PO1,PO2,PO3-H			
Course Outcomes After successful completo CO1: understand the basic CO2: model digital syst abstraction	etion of the course the stude c concepts of verilog HDL ems in verilog HDL at diff	erent levels of	Outcomes (PO) PO1 -H PO2,PO5-M PO3,PO5-L PO1-H PO2,PO3,PO5-M PO4,PO9-L			
Course Outcomes After successful completo CO1: understand the basic CO2: model digital syst abstraction CO3: know the simulation	etion of the course the stude c concepts of verilog HDL ems in verilog HDL at diff techniques and test bench cr	erent levels of reation.	Outcomes (PO) PO1 -H PO2,PO5-M PO1-H PO2,PO3,PO5-M PO4,PO9-L PO1,PO2,PO3-H PO4,PO5-M PO4,PO9-L			
Course Outcomes After successful complete to CO1: understand the basic CO2: model digital syst abstraction CO3: know the simulation CO4: understand the de	etion of the course the stude c concepts of verilog HDL ems in verilog HDL at diff	erent levels of reation.	Outcomes (PO) PO1 -H PO2,PO5-M PO1-H PO2,PO3,PO5-L PO1-H PO2,PO3,PO5-M PO4,PO9-L PO1,PO2,PO3-H PO4,PO5-M PO5,PO9-L PO2,PO3-H PO5,PO9-L			
Course Outcomes After successful completo CO1: understand the basic CO2: model digital syst abstraction CO3: know the simulation	etion of the course the stude c concepts of verilog HDL ems in verilog HDL at diff techniques and test bench cr	erent levels of reation.	Outcomes (PO) PO1 -H PO2,PO5-M PO3,PO5-L PO1-H PO2,PO3,PO5-M PO4,PO9-L PO1,PO2,PO3-H PO5,PO9-L PO2,PO3-H PO5,PO9-L PO1,PO2,PO3-H PO5,PO9-L			
Course Outcomes After successful completo CO1: understand the basic CO2: model digital syst abstraction CO3: know the simulation CO4: understand the deversion	etion of the course the stude c concepts of verilog HDL ems in verilog HDL at diff techniques and test bench cr	erent levels of eation. o synthesizable	Outcomes (PO) PO1 -H PO2,PO5-M PO3,PO5-L PO1-H PO2,PO3,PO5-M PO4,PO9-L PO1,PO2,PO3-H PO5,PO9-L PO2,PO3-H PO1,PO4,PO9-L			
Course Outcomes After successful completo CO1: understand the basic CO2: model digital syst abstraction CO3: know the simulation CO4: understand the deversion	etion of the course the stude c concepts of verilog HDL ems in verilog HDL at diff techniques and test bench cr	erent levels of eation. o synthesizable	Outcomes (PO) PO1 -H PO2,PO5-M PO3,PO5-L PO1-H PO2,PO3,PO5-M PO4,PO9-L PO1,PO2,PO3-H PO4,PO9-L PO5,PO9-L PO2,PO3-H PO5,PO9-L PO1,PO4-M PO5,PO7,PO9-L PO2,PO3,PO9-H			
Course Outcomes After successful completo CO1: understand the basic CO2: model digital syst abstraction CO3: know the simulation CO4: understand the deversion	etion of the course the stude c concepts of verilog HDL ems in verilog HDL at diff techniques and test bench cr	erent levels of eation. o synthesizable	Outcomes (PO) PO1 -H PO2,PO5-M PO3,PO5-L PO1-H PO2,PO3,PO5-M PO4,PO9-L PO1,PO2,PO3-H PO5,PO9-L PO2,PO3-H PO5,PO9-L PO2,PO3-H PO1,PO4-M PO5,PO7,PO9-L PO2,PO3,PO5-M			
Course Outcomes After successful completo CO1: understand the basic CO2: model digital syst abstraction CO3: know the simulation CO4: understand the deversion	etion of the course the stude c concepts of verilog HDL ems in verilog HDL at diff techniques and test bench cr	erent levels of eation. o synthesizable	Outcomes (PO) PO1 -H PO2,PO5-M PO3,PO5-L PO1-H PO2,PO3,PO5-M PO4,PO9-L PO1,PO2,PO3-H PO4,PO9-L PO1,PO2,PO3-H PO2,PO3-H PO1,PO4-M PO5,PO9-L PO2,PO3,PO9-H PO1,PO4,PO5-M PO1,PO4,PO5-M PO1,PO4,PO5-M PO1,PO4,PO5-M			
Course Outcomes After successful complete to CO1: understand the basic CO2: model digital syst abstraction CO3: know the simulation CO4: understand the deversion	etion of the course the stude c concepts of verilog HDL ems in verilog HDL at diff techniques and test bench cr	erent levels of eation. o synthesizable	Outcomes (PO) PO1 -H PO2,PO5-M PO3,PO5-L PO1-H PO2,PO3,PO5-M PO4,PO9-L PO1,PO2,PO3-H PO5,PO9-L PO2,PO3-H PO5,PO9-L PO2,PO3-H PO1,PO4-M PO5,PO7,PO9-L PO2,PO3,PO5-M			

S.No.	Week	Торіс		Mode of Delivery	
1.	2 rd week of September	Lab course Introdu	iction and Tool		
2.	3 rd & 4 th week of September	Adder/ Subtractor			
3.	First week of October	Multiplexer/ Demultiplexer			
4.	Second week of October	Encoder/ Priority Encoder			
5.	Third week of October	Code Converter			
6.	Fourth week of October	Flipflop			
7.	First week of November	Shift Register/ L Register	Jniversal Shift	Online Mode through MS Team Plat form	
8.	Second week of November	Comparator, Downcounter	Upcounter/		
9.	Third week of November	Udps			
10.	Fourth week of November	Memory – ROM, RA	M		
11.	First week of December	Array Multiplier/ Array Multiplier With Pipelining			
12.	2 nd week of December	FIR Filter/ Fir Filter With Pipelinig Project Demo			
13.	3 rd week of December				
COUR	SE ASSESSMENT I	METHODS		<u> </u>	
S.No.	Mode of Assessment	Week/Date	Duration	% Weightage	
1.	Continuous Assessment			20 marks	
2.	Written test (Assessment 1)	December First week	1 Hour	30 marks	
3.	Mini Project	December second week	1 Hour	20 marks	
4.	End Sem Exam	As per the Academic Calender	3 Hours	30 marks	
	Compensation Assesssment	Not Applicable for Labs	-	-	

ESSENTIAL READINGS : Textbooks, reference books Website addresses, journals, etc *Text Books:*

- 1. M.D.Ciletti, "Modeling, Synthesis and Rapid Prototyping with the Verilog HDL", PHI, 1999.
- 2. S. Palnitkar, "Verilog HDL A Guide to Digital Design and Synthesis", Pearson, 2003.

Reference Books:

- > J Bhaskar, "A Verilog HDL Primer (3rd edition)", Kluwer, 2005.
- M.G.Arnold, "Verilog Digital Computer Design", Prentice Hall (PTR), 1999.
- *Recent literature in Modeling and Synthesis with Verilog HDL.*

-3-

COURSE EXIT SURVEY (mention the ways in which the feedback about the course is					
assessed and indicate the attainment also)					
Course feedback is assessed through					
1. Class committee meeting					
2. Performance in the assessments					
3. Course exit survey form					
Course Attainment is calculated through					
1. Direct tools (Exams and seminars)					
COURSE POLICY (including plagiarism, academic honesty, attendance, etc.)					
1. The students through class representative may give their feedback at any time which will be duly addressed.					
2. Feedback from the students through MIS and class committee meetings.					
ADDITIONAL COURSE INFORMATION					
Any queries send a mail to rkkavitha@nitt.edu					
FOR SENATE'S CONSIDERATION					
S. Thropilan Form					
Course Faculty 74. CC-Chairperson HOD					