This course outline template acts as a guide for writing your course outline. As every course is different, please feel free to amend the template/ format to suit your requirements.

COURSE OUTLINE TEMPLATE					
Course Title	BASICS OF VLSI				
Course Code	EC653	No. of Credits	3		
Department	ECE	Faculty	Dr. R. K. Kavitha		
Pre-requisites Course Code	None				
Course Coordinator(s) (if, applicable)					
Other Course Teacher(s)/Tutor(s) E-mail	rkkavitha@nitt.edu	Telephone No.	0431-2503322		
Course Type	\checkmark Core course	Elective c	ourse		
			-()// 0		
	ndamental concepts and V	arious aspects			
COURSE OBJECTIVES					
• . To provide rigorous f	foundation in MOS and CMC	OS digital circuits			
• To train the students	in transistor budgets, clock s	speeds and the gr	owing challenges of power		
consumption and prod	uctivity				
COURSE OUTCOMES (CO)				
Course Outcomes			Aligned Programme Outcomes (PO)		
After successful completion of the course the students are able to					
CO1: Implement the logic circu	iits using MOS and CMOS tee	chnology.	PO1 -H		
			PO2,PO5-M		
CO2: Analyze various circuit configurations and their applications			PO1-H		
coz. Analyze various circuit configurations and their applications			PO2,PO3,PO5-M		
			PO4,PO9-L		
CO3: Analyse the merits of circuits according to the technology and			PO1,PO2,PO3-H		
applications change.			PO4,PO5-M		
			P05,P09-L		
CO4: Design low power CMOS VLSI circuits.			PO2,PO3-H		
CO5: Understand the rapid adv	ances in CMOS Technology		PO2,PO3,PO9-H		
			PO1,PO4,PO5-M PO7-L		
		H-High M- Medium			
		L=Low			

COURSE TEACHING AND LEARNING ACTIVITIES					
S.No.	Week	Торіс	Mode of Delivery		
1.	2 rd week of September	Family of digital ICs. Speed / power performance of various IC techniques.			
2.	3 rd & 4 th week of September	MOS transistor structure Nmos & pmos switch concept Compound gates, Pass transistors & Transmission gates Tristate inverters. Multiplexers Latches & Flip flops			
3.	First week of October	Gate layout & Stick diagrams VLSI design flow			
4.	Second week of October	Ideal I-V characteristics of the MOS transistor C-V characteristics. MOS capacitance models			
5.	Third week of October	Non ideal I-V effects (velocity saturation, Sub threshold conduction) CMOS inverter DC characteristics curve Ratioed inverters transfer function Pass transistor DC characteristics			
6.	Fourth week of October	Switch level RC delay models NAND & NOR gates delay estimation Linear delay model Delay in multistage logic networks	Online Mode through MS Team Plat form		
7.	First week of November	Power dissipation. (Static & dynamic) Resistance & capacitance estimation Delay in distributed RC circuits. (L, T & π models)			
8.	Second week of November	Design margins. Hard & soft errors Estimating the logical effort & parasitic delay in Compound gates Hi skew & low skew gates			
9.	Third week of November	Ratioed circuits (Pseudo-nmos) Pre charge & Evaluation mode of operation of dynamic circuits Domino logic, Multiple output domino logic			
10.	Fourth week of November	Differential logic circuits (DCVS, DSL & DCVSPG) Race problems in dynamic logic circuits			

11.	First week of December	Problem solving BiCMOS inverter Comparison of circuit families Problem solving					
12.	2 nd week of December	Integrated resistors & capacitors Integrated resistors & capacitors, Layout design rules Demo on DRC and LVS		Students seminar using PPT			
13.	3 rd week of December	Comparison of circuit families Problem solving Seminar on Active and passive inductance Demo on processing techniques Conclusion Planar processes, Design rule checkers & circuit extraction n-well & p-well process		Students seminar using PPT			
COURSE ASSESSMENT METHODS							
S.No.	Mode of Assessment	Week/Date	Duration	% Weightage			
S.No. 1.	Mode of Assessment Written test (Assessment 1) (Descriptive type)	Week/Date As per the Academic Calender	Duration 1 Hour	% Weightage 20 marks (1 ½ units)			
S.No. 1. 2.	Mode of Assessment Written test (Assessment 1) (Descriptive type) Written test (Assessment 2) (Descriptive type)	Week/Date As per the Academic Calender As per the Academic Calender	Duration 1 Hour 1 Hour	% Weightage20 marks (1 ½ units)20 marks (1 ½ units)			
S.No. 1. 2. 3.	Mode of Assessment Written test (Assessment 1) (Descriptive type) Written test (Assessment 2) (Descriptive type) Assignement1/Seminar	Week/Date As per the Academic Calender As per the Academic Calender November (Four weeks)	Duration 1 Hour 1 Hour -	% Weightage20 marks (1 ½ units)20 marks (1 ½ units)10 marks (2 units)			
S.No. 1. 2. 3. 4.	Mode of Assessment Written test (Assessment 1) (Descriptive type) Written test (Assessment 2) (Descriptive type) Assignement1/Seminar Assignment 2 and Problem solving Test	Week/Date As per the Academic Calender As per the Academic Calender November (Four weeks) December second week	Duration1 Hour1 Hour-1 Hour1 Hour	% Weightage 20 marks (1 ½ units) 20 marks (1 ½ units) 10 marks (2 units) 10+10 = 20 marks			
S.No. 1. 2. 3. 4. 5.	Mode of Assessment Written test (Assessment 1) (Descriptive type) Written test (Assessment 2) (Descriptive type) Assignement1/Seminar Assignment 2 and Problem solving Test Written Exam (Descriptive type)	Week/Date As per the Academic Calender As per the Academic Calender November (Four weeks) December second week As per the Academic Calender	Duration1 Hour1 Hour-1 Hour3 Hours	% Weightage 20 marks (1 ½ units) 20 marks (1 ½ units) 10 marks (2 units) 10+10 = 20 marks 30 marks (5 units)			

ESSENTIAL READINGS : Textbooks, reference books Website addresses, journals, etc *Text Books:*

▶ N.H.E.Weste, D. Harris, "CMOS VLSI Design (3/e)", Pearson, 2005.

▶ J.Rabey, M. Pedram," Digital Integrated circuits (2/e)", PHI, 2003.

Reference Books:

- > Pucknell & Eshraghian, "Basic VLSI Design", (3/e), PHI, 1996.
- > Logical Effort: Designing Fast CMOS Circuits, Morgan Kaufmann; First edition, 1999)
- *Recent literature in Basics of VLSI.*

COURSE EXIT SURVEY (mention the ways in which the feedback about the course is					
assessed and indicate the attainment also)					
Course feedback is assessed through					
1. Class committee meeting					
2. Performance in the assessments					
3. Course exit survey form					
Course Attainment is calculated through 1. Direct tools (Exams and seminars)					
COURSE POLICY (including plagiarism, academic honesty, attendance, etc.)					
 The students through class representative may give their feedback at any time which will be duly addressed. Feedback from the students through MIS and class committee meetings. 					
ADDITIONAL COURSE INFORMATION					
Any queries send a mail to <u>rkkavitha@nitt.edu</u>					
FOR SENATE'S CONSIDERATION					
G. Thropp Am Course Faculty The CC-Chairperson HOD					