

**DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING  
NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI**

COURSE PLAN – PART I			
<b>Name of the programme and specialization</b>	<i>M. Tech. VLSI System</i>		
<b>Course Title</b>	<i>Low Power VLSI Systems</i>		
<b>Course Code</b>	<i>EC668</i>	<b>No. of Credits</b>	<i>3 (Three)</i>
<b>Course Code of Pre-requisite subject(s)</b>	<i>EC651 Analog IC Design EC653 Basics of VLSI</i>		
<b>Session</b>	January 2021	<b>Section (if, applicable)</b>	NA
<b>Name of Faculty</b>	<i>Dr. M. Bhaskar</i>	<b>Department</b>	<i>ECE</i>
<b>Email</b>	<i>bhaskar@nitt.edu</i>	<b>Telephone No.</b>	<i>0431-2503310</i>
<b>Name of Course Coordinator(s) (if, applicable)</b>	<i>Nil</i>		
<b>E-mail</b>	---	<b>Telephone No.</b>	---
<b>Course Type</b>	<input type="checkbox"/> <b>Core course</b> <input checked="" type="checkbox"/> <b>Elective course</b>		
<b>Syllabus (approved in BoS)</b>			
<p>Evolution of CMOS technology, CMOS fabrication process, shallow trench isolation, Lightly-doped drain, Buried channel. BiCMOS and SOI CMOS technologies, second order effects, Modeling of MOS devices, Threshold voltage, Body effect, Short channel and Narrow channel effects, Electron temperature, MOS capacitance.√</p> <p>CMOS inverters, Differential static logic circuits, Pass transistor, Bi-CMOS, SOI CMOS, Low voltage and low power CMOS static logic circuit design techniques.</p> <p>Basic concepts of dynamic logic circuits. Charge sharing, Noise and race problems, NORA, Zipper, Domino, Dynamic differential, BiCMOS, low voltage and low power dynamic logic techniques.</p> <p>CMOS memory circuits, SRAM, DRAM, Bi-CMOS and Nonvolatile memory circuits.</p> <p>Basics of clock gating and power gating, CMOS VLSI systems, Adder circuits, Multipliers and advanced structures – PLA, PLL, DLL and processing unit.</p>			
<b>ESSENTIAL READINGS : Textbooks, reference books Website addresses, journals, etc</b>			
<b>Text Books</b>			
<ol style="list-style-type: none"> <li>1. J.Rabaey, "Low Power Design Essentials (Integrated Circuits and Systems)", Springer, 2009</li> <li>2. J.B.Kuo and J.H.Lou, "Low-voltage CMOS VLSI Circuits", Wiley, 1999.</li> </ol>			
<b>Reference Books</b>			
<ol style="list-style-type: none"> <li>1. Michael Keating et al. "Low Power Methodology Manual For System-on-Chip Design" Springer, 2008</li> <li>2. A.Bellaouar and M.I.Elmasry, "Low power Digital VLSI Design, Circuits and Systems", Kluwer, 1996.</li> </ol>			
<b>COURSE OBJECTIVES</b>			
To expose the students to the low voltage device modeling, low voltage, low power VLSI CMOS circuit and system design			

<b>COURSE OUTCOMES (CO)</b>			
<b>Course Outcomes</b>			<b>Aligned Programme Outcomes (PO)</b>
1. <i>Acquire the knowledge about various CMOS fabrication process and its modelling. Infer about the second order effects of MOS transistor characteristics.</i>			<b>PO1,PO2,PO3</b>
2. <i>Analyze and implement various CMOS low voltage and low power static logic circuits.</i>			<b>PO1,PO2,PO3,PO4, PO5,PO7,PO8</b>
3. <i>Learn the design of various CMOS low voltage and low power dynamic logic circuits.</i>			<b>PO1,PO2,PO3,PO4, PO5,PO7,PO8</b>
4. <i>Learn the different types of memory circuits and their design.</i>			<b>PO1,PO2,PO3,PO4, PO5,PO7,PO8</b>
5. <i>Design and implementation of various structures for low power applications.</i>			<b>PO1,PO2,PO3,PO4, PO5,PO7,PO8</b>
<b>COURSE PLAN – PART II</b>			
<b>COURSE OVERVIEW</b>			
<i>To give exposure CMOS device fabrication and its low voltage device modeling. Design of low voltage and low power static, dynamic VLSI circuits and memory circuits. Design of low power VLSI computational circuits.</i>			
<b>COURSE TEACHING AND LEARNING ACTIVITIES</b>			
<b>Sl. No.</b>	<b>Week</b>	<b>Topic</b>	<b>Mode of Delivery</b>
1	1 <sup>st</sup> week (3 contact hours)	Evolution of CMOS Technology, CMOS fabrication process. Low voltage issues.	PPT, Chalk and talk
2	2 <sup>nd</sup> week (3 contact hours)	STI, LDD and buried channel effects Bi-CMOS fabrication, SOI-CMOS fabrication	PPT, Chalk and talk
3	3 <sup>rd</sup> week (3 contact hours)	Second order effects of CMOS devices. Short channel, narrow channel, hot carrier effects	PPT, Chalk and talk
4	4 <sup>th</sup> week (3 contact hours)	CMOS static circuit design, Differential circuit design	PPT, Chalk and talk
5	5 <sup>th</sup> week (3 contact hours)	Bi-CMOS static circuit design, SOI CMOS static circuit design	PPT, Chalk and talk
6	6 <sup>th</sup> week (3 contact hours)	Low power, low voltage circuit techniques. Basics of dynamic logic circuit design	PPT, Chalk and talk
7	7 <sup>th</sup> week (3 contact hours)	Disadvantages of dynamic logic circuits and solutions	PPT, Chalk and talk
8	8 <sup>th</sup> week (3 contact hours)	Dynamic differential logic circuit design	PPT, Chalk and talk
9	9 <sup>th</sup> week (3 contact hours)	Bi-CMOS dynamic logic circuit design	PPT, Chalk and talk
10	10 <sup>th</sup> week (3 contact hours)	Low voltage dynamic logic circuit design techniques	PPT, Chalk and talk
11	11 <sup>th</sup> week (3 contact hours)	Memories basic concepts CMOS circuits for various blocks of SRAM	PPT, Chalk and talk
12	12 <sup>th</sup> week (3 contact hours)	DRAM and SOI memory	PPT, Chalk and talk

<b>COURSE ASSESSMENT METHODS (shall range from 4 to 6)</b>				
<b>Sl. No.</b>	<b>Mode of Assessment</b>	<b>Week/Date</b>	<b>Duration</b>	<b>% Weightage</b>
1	Assessment - 1 (Descriptive exam) (1 <sup>st</sup> and 2 <sup>nd</sup> units)	5 <sup>th</sup> week	1 hour	20 Marks
2	Assessment - 2 (Descriptive exam) (3 <sup>rd</sup> unit)	10 <sup>th</sup> week	1 hour	20 Marks
3	Assessment - 3 (4 <sup>th</sup> unit)	11 <sup>th</sup> week	1 hour	20 Marks
4	Assignment (5 <sup>th</sup> unit)	12 <sup>th</sup> week	One week	10 Marks
5	Final Assessment (Descriptive exam) (All units – End semester)	Final week	2 hours	30 Marks
<b>Compensation assessment (CPA) will be conducted, if required</b>				
<b>COURSE EXIT SURVEY (mention the ways in which the feedback about the course shall be assessed)</b>				
<ol style="list-style-type: none"> <li>1. Feedback from students during class committee meetings</li> <li>2. Feedback through MIS at the end of the semester</li> </ol>				
<b>COURSE POLICY (preferred mode of correspondence with students, compensation assessment policy to be specified)</b>				
<p><b>COURSE ASSESSMENT:</b></p> <ol style="list-style-type: none"> <li>1 Attending all the assessments are <b>MANDATORY</b> for every student</li> <li>2 If any of the student is not able to attend any of the continuous assessment descriptive examination due to genuine reason (any academic related work through department or medical grounds only), student is permitted to attend CPA.</li> <li>3 Submission of assignments is <b>MANDATORY</b> for every student within the stipulated time failing which 10% weightage will not be considered for final grade assessment</li> <li>4 There will not be any improvement test for the students who score low marks in continuous assessment test.</li> <li>5 Finally, every student is expected to score minimum marks as per the regulations of the institute out of the total assessments 1,2,3,4/CPA and 5 to pass the course. Otherwise the student will be declared fail and 'F' grade will be awarded. Further the student can take up only <b>FORMATIVE ASSESSMENT</b>.</li> </ol> <p><b><u>MODE OF CORRESPONDENCE (email/ phone etc)</u></b></p> <ol style="list-style-type: none"> <li>1 All students are advised to check their NITT webmail regularly. All the details about the schedule of classes, schedule of assessments, course material and any other information regarding the course will be sent through webmail only.</li> <li>2 Doubts regarding the course can be clarified by fixing proper timing with the teacher during working hours only.</li> <li>3 Queries, if any regarding the course shall only through email to the teacher.</li> </ol> <p><b><u>COMPENSATION ASSESSMENT POLICY</u></b></p> <ol style="list-style-type: none"> <li>1 Any student who fails to maintain 75% attendance only on reasonable medical/official grounds needs to appear for the compensation assessment (CPA) classes.</li> <li>2 The portion for compensation assessment will be the portion of assessment 1 and 2.</li> </ol> <p><b><u>ATTENDANCE POLICY</u></b> (A uniform attendance policy as specified below shall be followed)</p> <ol style="list-style-type: none"> <li>1. At least 75% attendance in each course is mandatory.</li> <li>2. A maximum of 10% shall be allowed under On Duty (OD) category.</li> <li>3. Students with less than 65% of attendance shall be prevented from writing the final assessment and shall be awarded 'V' grade.</li> </ol>				

**ACADEMIC DISHONESTY & PLAGIARISM**

1. Possessing a mobile phone, carrying bits of paper, talking to other students, copying from others during an assessment will be treated as punishable dishonesty.
2. Zero mark to be awarded for the offenders. For copying from another student, both students get the same penalty of zero mark.
3. The departmental disciplinary committee including the course faculty member, PAC chairperson and the HoD, as members shall verify the facts of the malpractice and award the punishment if the student is found guilty. The report shall be submitted to the Academic office.

*The above policy against academic dishonesty shall be applicable for all the programmes.*

**ADDITIONAL INFORMATION**

*The faculty is available for consultation at times as per the intimation given by the faculty.*

**FOR APPROVAL**

  
21-01-2021

Course Faculty \_\_\_\_\_



CC-Chairperson \_\_\_\_\_



HOD \_\_\_\_\_