DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI

	COURSE PLAN - P	PARTI			
Name of the programme and specialization	M. Tech. VLSI System		COUNTY DUA OFFICE		
Course Title	Low Power VLSI Systems				
Course Code	EC668	No. of Credits	3 (Three)		
Course Code of Pre- requisite subject(s)	EC651 Analog IC Design EC653 Basics of VLSI				
Session	January 2020, Totyean	Section (if, applicable)	NA		
Name of Faculty	Dr. M. Bhaskar	Department	ECE		
Email	bhaskar@nitt.edu	Telephone No.	0431-2503310		
Name of Course Coordinator(s) (if, applicable)	Nil				
E-mail	- Administration built	Telephone No.	-		
Course Type	Core course	Elective c	ourse		
doped drain, Buried cha Modeling of MOS device effects, Electron tempera CMOS inverters, Differe voltage and low power C Basic concepts of dynar Zipper, Domino, Dynam techniques. CMOS memory circuits, Basics of clock gating an advanced structures – Pl ESSENTIAL READINGS Text Books 1. J.Rabaey, "Low Power 2. J.B.Kuo and J.H.Lou, Reference Books 1. Michael Keating etal. " Springer, 2008 2. A.Bellaowar and M.I.E. Kluwer, 1996.	nology, CMOS fabrication prinnel. BiCMOS and SOI CMI annel. BiCMOS and SOI CMI as, Threshold voltage, Body effecture, MOS capacitance. Intial static logic circuits, Pass MOS static logic circuit designic logic circuits. Charge shall be compared to the co	OS technologies fect, Short chan is transistor, Bi-Con techniques. A routage and lower of voltage and lower of the control of	, second order effects, nel and Narrow channel MOS, SOI CMOS, Low race problems, NORA, w power dynamic logic nory circuits. circuits, Multipliers and Iresses, journals, etc /stems)", Springer, 2009 99. on-Chip Design" its and Systems",		
To expose the students to CMOS circuit and system	o the low voltage device mod n design	eling, low voltag	e, low power VLSI		

C	DURSE OUTCOMES (CO)		
Course Outcomes		Aligned Programm Outcomes (PO)	
1.	Acquire the knowledge about various CMOS fabrication process and its modelling. Infer about the second order effects of MOS transistor characteristics.	PO1,PO2,PO3	
2.	Analyze and implement various CMOS low voltage and low power static logic circuits.	PO1,PO2,PO3,PO4, PO5,PO7,PO8	
3.	Learn the design of various CMOS low voltage and low power dynamic logic circuits.	PO1,PO2,PO3,PO4, PO5,PO7,PO8	
4.	Learn the different types of memory circuits and their design.	PO1,PO2,PO3,PO4, PO5,PO7,PO8	
5.	Design and implementation of various structures for low power applications.	PO1,PO2,PO3,PO4, PO5,PO7,PO8	

COURSE PLAN – PART II

COURSE OVERVIEW

To give exposure CMOS device fabircation and its low voltage device modeling. Design of low voltage and low power static, dynamic VLSI circuits and memory circuits. Design of low power VLSI computational circuits.

COURSE TEACHING AND LEARNING ACTIVITIES

SI. No.	Week	Topic	Mode of Delivery
1	1 st week	Evolution of CMOS Technology,	PPT, Chalk and talk
	(3 contact hours)	CMOS fabrication process. Low voltage issues.	
2	2 nd week	STI, LDD and buried channel effects Bi-	PPT, Chalk and talk
	(3 contact hours)	CMOS fabrication, SOI-CMOS fabrication	
3	3 rd week	Second order effects of CMOS devices.	PPT, Chalk and talk
	(3 contact hours)	Short channel, narrow channel, hot carrier effects	
4	4 th week	CMOS static circuit design, Differential	PPT, Chalk and talk
	(3 contact hours)	circuit design	
5	5 th week	Bi-CMOS static circuit design, SOI CMOS	PPT, Chalk and talk
	(3 contact hours)	static circuit design	To a 18 The Control Co
6	6th week	Low power, low voltage circuit techniques.	PPT, Chalk and talk
	(3 contact hours)	Basics of dynamic logic circuit design	
7	7 th week	Disadvantages of dynamic logic circuits	PPT, Chalk and talk
	(3 contact hours)	and solutions	
8	8 th week	Dynamic differential logic circuit design	PPT, Chalk and talk
	(3 contact hours)	-	
9	9 th week	Bi-CMOS dynamic logic circuit design	PPT, Chalk and talk
	(3 contact hours)		
10	10 th week	Low voltage dynamic logic circuit design	PPT, Chalk and talk
	(3 contact hours)	techniques	
11	11 th week	Memories basic concepts	PPT, Chalk and talk
	(3 contact hours)	CMOS circuits for various blocks of SRAM	
12	12 th week	DRAM and SOI memory	PPT, Chalk and talk
	(3 contact hours)		

SI. No.	Mode of Assessment	Week/Date	Duration	% Weightage
1	Assessment - 1 (Descriptive exam) (1st and 2nd units)	5 th week	1 hour	20 Marks
2	Assessment - 2 (Descriptive exam) (3 rd and 4 th units)	10 th week	1 hour	20 Marks
3	Assignment (5 th unit)	11 th week	One week	10 Marks
CPA	Compensation Assessment (Descriptive exam) (1st to 4th units)	12 th week	1 hour	20 Marks
4	Final Assessment (Descriptive exam) (All units – End semester)	3 rd week of April	3 hours	50 Marks

*mandatory; refer to guidelines on page 4

COURSE EXIT SURVEY (mention the ways in which the feedback about the course shall be assessed)

- 1. Feedback from students during class committee meetings
- 2. Feedback through MIS at the end of the semester

COURSE POLICY (preferred mode of correspondence with students, compensation assessment policy to be specified)

COURSE ASSESSMENT:

- 1 Attending all the assessments are MANDATORY for every student
- 2 If any of the student is not able to attend any of the continuous assessment descriptive examination due to genuine reason (any academic related work through department or medical grounds only), student is permitted to attend CPA.
- 3 Submission of assignments is MANDATORY for every student within the stipulated time failing which 10% weightage will not be considered for final grade assessment
- 4 There will not be any improvement test for the students who score low marks in continuous assessment test.
- 5 Finally, every student is expected to score minimum marks as per the regulations of the institute out of the total assessments 1,2,3,4/CPA and 5 to pass the course. Otherwise the student will be declared fail and 'F' grade will be awarded. Further the student can take up only FORMATIVE ASSESSMENT.

MODE OF CORRESPONDENCE (email/ phone etc)

- All students are advised to check their NITT webmail regularly. All the details about the schedule of classes, schedule of assessments, course material and any other information regarding the course will be sent through webmail only.
- 2 Doubts regarding the course can be clarified by fixing proper timing with the teacher during working hours only.
- 3 Queries, if any regarding the course shall only through email to the teacher.

COMPENSATION ASSESSMENT POLICY

- 1 Any student who fails to maintain 75% attendance only on reasonable medical/official grounds needs to appear for the compensation assessment (CPA) classes.
- 2 The portion for compensation assessment will be the portion of assessment 1 and 2.

ATTENDANCE POLICY (A uniform attendance policy as specified below shall be followed)

- 1. At least 75% attendance in each course is mandatory.
- 2. A maximum of 10% shall be allowed under On Duty (OD) category
- 3. Students with less than 65% of attendance shall be prevented from writing the final assessment and shall be awarded 'V' grade.

ACADEMIC DISHONESTY & PLAGIARISM

- 1. Possessing a mobile phone, carrying bits of paper, talking to other students, copying from others during an assessment will be treated as punishable dishonesty.
- 2. Zero mark to be awarded for the offenders. For copying from another student, both students get the same penalty of zero mark.
- 3. The departmental disciplinary committee including the course faculty member, PAC chairperson and the HoD, as members shall verify the facts of the malpractice and award the punishment if the student is found guilty. The report shall be submitted to the Academic office.

The above policy against academic dishonesty shall be applicable for all the programmes.

ADDITIONAL INFORMATION

The faculty is available for consultation at times as per the intimation given by the faculty.

FOR APPROVAL

M.RW 9/1/2020 Course Faculty

CC-Chairperson

HOD

(Dr. M. Bhasker)