DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI

	COURSE PLAN	N – PART I	
Course Title	Design of ASICs - M.	TECH - 1st	Year - 2nd Semester
Course Code	EC656	No. of Credits	3
Course Code of Pre- requisite subject(s)	VLSI Design		Colored City of Hell
Session	Jan. 2020	Section (if, applicable)	RESIDENCE PROPERTY.
Name of Faculty	Dr G.Lakshminarayanan	Department	ECE
Email	laksh@nitt.edu	Telephone No.	0431-2503307
Name of Course Coordinator(s) (if, applicable)	Dr G.Lakshminarayanan	a case of barrie	and the second of the second o
E-mail	laksh@nitt.edu	Telephone No.	0431-2503307/ 9442940144
Course Type	Core course		ve course

Syllabus (approved in BoS)

Introduction to Technology, Types of ASICs, VLSI Design flow, Design and Layout Rules, Programmable ASICs - Antifuse, SRAM, EPROM, EEPROM based ASICs. Programmable ASIC logic cells and I/O cells. Programmable interconnects. Advanced FPGAs and CPLDs and Soft-core processors. Self-Study: Multi-core processors, High performance computing (HPC), Cache, High speed memories (DDR4), High speed serdes (56Gbps, PAM4), GPU

ASIC physical design issues, System Partitioning, Floorplanning and Placement. Algorithms: K-L, FM, Simulated annealing algorithms. Full Custom Design: Basics, Needs & Applications. Schematic and layout basics, Full Custom Design Flow.

Semicustom Approach: Synthesis (RTL to GATE netlist) - Introduction to Constraints (SDC), Introduction to Static Timing Analysis (STA). Place and Route (Logical to Physical Implementation): Floorplan and Power-Plan, Placement, Clock Tree Synthesis (clock planning), Routing, Timing Optimization, GDS generation.

Overview of Extraction, Logical equivalence and STA: Parasitic Extraction Flow, STA: Timing Flow, LEC: Introduction, flow and Tools used. Physical Verification: Introduction, DRC LVS and basics of DFM. High performance algorithms for ASICs/ SoCs as case study — Canonic Signed Digit Arithmetic, KCM, Distributed Arithmetic, High performance digital filters for sigma-delta ADC.

System-On-Chip Design - SoC Design Flow, Platform-based and IP based SoC Designs, Basic Concepts of Bus-Based Communication Architectures. **Case study:** FSM design, clock domain crossing, FIFOs. Core (ARM) and IOs(I2C, PWM, GPIO, SPI, NAND, Ethernet, USB, high speed serdes etc. are interconnected through AXI/APB buses (protocols and interconnects)

Text Books:

- 1. M.J.S. Smith: Application Specific Integrated Circuits, Pearson, 2003
- 2. Sudeep Pasricha and NikilDutt, On-Chip Communication Architectures System on Chip Interconnect, Elsevier, 2008

Reference Books:

- 1. H.Gerez, Algorithms for VLSI Design Automation, John Wiley, 1999
- 2. Jan.M.Rabaey et al, Digital Integrated Circuit Design Perspective (2/e), PHI 2003
- 3. David A. Hodges, Analysis and Design of Digital Integrated Circuits (3/e), NGH 2004
- 4. Hoi-Jun Yoo, Kangmin Leeand Jun Kyong Kim, Low-Power NoC for High-Performance SoC Design, CRC Press, 2008

5. An Integrated Formal Verification solution DSM sign-off market trends, www.cadence.com.

COURSE OBJECTIVES

- To prepare the student to be an entry-level industrial standard ASIC or FPGA designer.
- To give the student an understanding of issues and tools related to ASIC/FPGA design and implementation.
- To give the student an understanding of High performance algorithms
- To give the student an understanding of System on Chip design including case study

COURSE OUTCOMES (CO)

		Aligned Programme Outcomes (PO)
1.	Students able to demonstrate VLSI tool-flow and appreciate FPGA and CPLD architectures	PO1,PO2,PO9
2.	To be able to understand the issues involved in ASIC design, including technology choice, design management and tool-flow.	PO1,PO2,PO3, PO9
3.	Student will be able to understand the algorithms used for ASIC construction and Full Custom Design Flow and Tool used	PO3,PO4,PO5
4.	To be able to understand Semicustom Design Flow and Tool used - from RTL to GDS and Logical to Physical Implementation.	PO3,PO4,PO5
5.	and the state of t	PO1,PO2,PO3,PO4,PO5
6.	To be able to understand the System on Chip and On chip communication architectures and carryout case studies.	PO2,PO3,PO4,PO5

COURSE PLAN - PART II

COURSE OVERVIEW

This course enables the students to understand the task and algorithms running in the backend of every VLSI tools. It also enables to students to know the research areas in the back end of VLSI design and SoC.

COURSE DESCRIPTION:

COURSE TEACHING AND LEARNING ACTIVITIES

S.No.	Week/Contact Hours	Topic	Mode of Delivery	
1.	Week 1 3 Contact Hours			
2.	Week 2 3 Contact Hours	Programmable ASICs - Antifuse, SRAM, EPROM, EEPROM based ASICs, Programmable ASIC logic cells		
3.	Week 3 3 Contact Hours	Programmable ASIC logic cells — Continued, Programmable I/O cells	Lecture C&T/ PPT	
4.	Week 4 3 Contact Hours	Programmable interconnects, Advanced FPGAs and CPLDs and Soft-core processors, ASIC physical design issues.		
5.	Week 5 3 Contact Hours	System Partitioning, Floorplanning and Placement, Algorithms: K-L, FM, Simulated annealing algorithms.		
	Week 6 3 Contact Hours	Full Custom Design: Basics, Needs & Applications. Schematic and layout basics, Full Custom Design Flow.		
6.		Written exam		

4	Compensation Assessment		April 2019 1st week of		2.0101 course policy		
3	(either seminar or Assignments)		April 2019 4 th week of	60 Minutes	Refer course policy		
	(Descriptive) Assessment III		2019 1st week of	60 Minutes	10		
2	(Descriptive) Assessment II		February 2019 4th week of March		20		
1	Assessment I		3 nd week of	60 Minutes	20		
S.No.	Mode of Assessmen		Week/Date	Duration	% Weightage		
COURSE	ASSESSMENT METHOD	S (shall re	ange from 4 to 6)		(Written)		
15.	Final Assessment			Descriptive type			
14.	Con		n Assessment		Written exam		
13.	Week 13 3 Contact Hours		\r	TE HMALL IV			
12.	Week 12 3 Contact Hours	Case s	tudy: FSM design g, FIFOs. Core (ARI				
11.	Week 11 3 Contact Hours	Platform-based and IP based SoC Designs, Basic Concepts of Bus-Bused Communication Architectures.			Lecture C&T/ PPT		
	digital filters for sigma-delta ADC. ASSESSMENT-III (Seminar)				Later E		
10.	Week 10 3 Contact Hours	Distribu	c Signed Digit Arith	h performar ce	EX TEXAS		
	ASSESSMENT II				Written exam		
9.	Week 9 3 Contact Hours	Overview of Extraction, Logical equivalence and STA: Parasitic Extraction Flow, STA: Timing Flow, LEC: Introduction, flow and Tools used. Physical Verification: Introduction, DRC, LVS and basics of DFM.			we sin 3 Summer John State (1992)		
8.	Week 8 3 Contact Hours	Implem Plan, (clock Optimize	and Route (Logic tentation): Floorpla Placement, Clock planning), Rou zation, GDS generat	Lecture C&T/ PPT			
7.	Week 7 3 Contact Hours	GATE (SDC), Analysi	stom Approach: Syr net list), Introduction Introduction to Stati is (STA).	n to Constraints ic Timing			

Course feedback from the students is obtained at regular intervals and also during class committee meeting.

COURSE POLICY (preferred mode of correspondence with students, policy on attendance, compensation assessment, , academic honesty and plagiarism etc.)

MODE OF CORRESPONDENCE (email/ phone etc)

- 1. All the students are advised to come to the class regularly.
- 2. All the correspondence (schedule of classes/ schedule of assessment/ course material/ any other information regarding this course) will be intimated in class/ over phone/ in faculty room / through their webmail.

COMPENSATION ASSESSMENT POLICY

- 1. Attending all the assessments are mandatory.
- 2. Schedule for all the assessments will be intimated in class or through class committee meeting.
- 3. Those who are unable to attend either of the assessment I & II under medical reasons are allowed to appear for CPA (Compensation Assessment) with 20% weightage.
- 4. At any case, CPA will not be considered as an improvement test.
- 5. Institute regulations will be followed for fixing minimum passing marks, grading pattern, Reassessment, FA, and Redo.

ATTENDANCE POLICY (A uniform attendance policy as specified below shall be followed)

- 1. At least 75% attendance in each course is mandatory.
- 2. A maximum of 10% shall be allowed under On Duty (OD) category.
- 3. Students with less than 65% of attendance shall be prevented from writing the final assessment and shall be awarded 'V' grade.

ACADEMIC DISHONESTY & PLAGIARISM

- 1. Possessing a mobile phone, carrying bits of paper, talking to other students, copying from others during an assessment will be treated as punishable dishonesty.
- 2. Zero mark to be awarded for the offenders. For copying from another student, both students get the same penalty of zero mark.
- 3. The departmental disciplinary committee including the course faculty member, PAC chairperson and the HoD, as members shall verify the facts of the malpractice and award the punishment if the student is found guilty. The report shall be submitted to the Academic office. The above policy against academic dishonesty shall be applicable for all the programmes.

ADDITIONAL INFORMATION

Queries and feedback may also be emailed to the Course Faculty directly at laksh@nitt.edu

FOR APPROVAL

Course Faculty CC-Chairperson Almourathi HOD

Guidelines:

- a) The number of assessments for a course shall range from 4 to 6.
- b) Every course shall have a final assessment on the entire syllabus with at least 30% weightage.
- c) One compensation assessment for absentees in assessments (other than final assessment) is mandatory. Only genuine cases of absence shall be considered.
- d) The passing minimum shall be as per the regulations.

B.Tech. Admitted in				P.G.
2018	2017	2016	2015	
35% or clas whichever is gro		Peak/3 or class whichever is lower	0	40%

- e) Attendance policy and the policy on academic dishonesty & plagiarism by students are uniform for all the courses.
- f) Absolute grading policy shall be incorporated if the number of students per course is less than 10.
- g) Necessary care shall be taken to ensure that the course plan is reasonable and is objective.