DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI

	COURSE PLA	AN – PART I		
Name of the programme and specialization	B. Tech. Electronics and Com	munication Enginee	ring	
Course Title	Digital Signal Processors and Application			
Course Code	ECPC20 No. of Credits		3 (Three)	
Course Code of Pre- requisite subject(s)	ECPC10 Signals and Systems ECPC15 Digital Signal Processing			
Session	July 2019 Section (if, applicable)		Both A and B	
Name of Faculty	Dr. M. Bhaskar			
Email	bhaskar@nitt.edu	Telephone No.	0431-2503310	
Name of Course Coordinator(s) (if, applicable)	Nil			
E-mail		Telephone No.		
Course Type	Core course	Elective co	ourse	
Floating-point Data form On-chip peripherals. H port. McBSP. Parallel p Interfacing. Serial interfacelerometer, pulse interface- Memory interface- DSP tools and applied	chitectures. TMS320C3X mats. On-chip peripherals ardware details and its p port. DMA. EMIF. I2C. Ref face- Audio codec. Senso sensor and finger prin face. RF transceiver inte ications. Implementation cessing, Video Encoding	s. Memory Map and B programming. Clock of eal-time-clock(RTC). V pors - Humidity/temper et scanner. A/D and erface – Wi-Fi and Zigen of Filters, DFT,	generator with PLL. Serial Watchdog timer. alure sensor, flow sensor, D/A interfaces. Parallel bee modules.	
		ce books Website ad	delresses, journals, etc	
 B. Venkataramani & Applications", (2/e), S. Srinivasan & Avta Microprocessors wi S.M. Kuo & W.S.S.C Applications", Prent 	M.Bhaskar, "Digital Sigr McGraw- Hill, 2010 ar Singh, "Digital Signal F th Examples from TMS3. Gan," Digital Signal Proce tice Hall, 2004	nal Processor, Archite Processing, Implemen 20C54X", Brooks/Cole essors: Architectures,	tations using DSP e, 2004.	
1996. 5 R.A.Haddad & T.W Hardware", Compute 6 Texas Instruments	Parson, "Digital Signal F ter Science Press NY, 19 (TI) DSP manuals and ap www.dspvillage.com	Processing: Theory, A 1991.		

COURSE OBJECTIVES

Learn the basic differences in the architecture of microprocessors(µPs), microcontrollers(µCs) and digital signal processors (DSPs). Learn the internal architecture blocks of fixed and floating-point digital signal processors (DSPs). Get familiar with programming skills and the techniques to implement signal processing algorithms in DSPs. Real time signal interface and signal processing in DSPs.

COURSE OUTCOMES (CO)

Course Outcomes		Aligned Programme Outcomes (PO)
1.	Learn the architecture details of fixed point DSPs.	PO1,PO2
2.	Learn the architecture details of floating point DSPs	PO1,PO2
3.	Infer about the control instructions, interrupts, pipeline operations, memory and buses.	PO1,PO2,PO3,PO4
4.	Illustrate the features of on-chip peripheral devices and its interfacing with real time application devices.	PO4,PO5,PO6,PO11
5.	Learn to implement the signal processing algorithms and applications in DSPs	PO4,PO5,PO6,PO7, PO11

COURSE PLAN - PART II

COURSE OVERVIEW

To learn the architecture of Fixed point and floating point DSP architectures and its programming details. To learn real time interfacing concepts and to implement real time signal processing algorithms in DSPs.

COURSE TEACHING AND LEARNING ACTIVITIES

S.No.	Week	Topic	Mode of Delivery	
1	1st week (3 contact for signal processing, elements of signal processing, MAC hardware) 1st week (3 contact for signal processing, elements of signal processing, MAC hardware)		PPT, Chalk and talk	
2	2 nd week (3 contact hours)	(3 contact architectures, key features of DSP processors		
3	3 rd week (3 contact hours)	Design of ALU, multiplier and MAC unit for single, dual bus from data memory and single bus from program memory	PPT, Chalk and talk	
4	4 th week (3 contact hours)	Design of PLU, ARAU, barrel shift register and memory mapped registers (MMREGS)	PPT, Chalk and talk	
5	5 th week (3 contact hours)	Introduction to addressing modes, direct, immediate, indirect, circular, dual operand and parallel addressing modes with examples. Absolute and accumulator addressing modes	PPT, Chalk and talk	
6	6 th week (3 contact hours)	6 th week Control unit, interrupts and pipeline operation, (3 contact power down modes. On-chip buses and memory		
7	7 th week (3 contact hours)	On-chip peripherals, clock generator, timer serial port and parallel port, programming and interfacing details	PPT, Chalk and talk	
8	8 th week Floating point DSP architecture (TMS320C3X), (3 contact CPU details hours)		PPT, Chalk and talk	

9	9 th week (3 contact hours)	Floating point data formats, addressing modes, control unit, interrupts, pipeline operation and power down modes	PPT, Chalk and talk
10	10 th week (3 contact hours)	On-chip peripheral, interfacing details. On-chip DMA controllers and its interfacing.	PPT, Chalk and talk
11	11 th week (3 contact hours)	Other DSP architectures, A/D, D/A, memory interface and other interface	PPT, Chalk and talk
12	12th week (3 contact hours) Signal processing applications and tools. FIR filter, DFT, speech processing, modem design		PPT, Chalk and talk

COURSE ASSESSMENT METHODS (shall range from 4 to 6)

S. No.	Mode of Assessment	Week/Date	Duration	% Weightage
1	Assignment - 1 (1 st unit)	4 th week	One week	5
2	Assesment - 1 (Descriptive exam) (1 st and 2 nd units)	5 th week	1 hour	20
3	Assignment - 2 (5 th unit)	10 th week	One week	5
4	Assesment - 2 (Descriptive exam) (3 rd and 4 th units)	11 th week	1 hour	20
СРА	Compensation Assesment (Descriptive exam) (1st to 4th units)	12 th week	1 hour	20
5	Final Assessment (Descriptive exam) (All units – Endsemester)	3 rd week of November	3 hours	50

*mandatory; refer to guidelines on page 4

COURSE EXIT SURVEY (mention the ways in which the feedback about the course shall be assessed)

- 1. Feedback from students during class committee meetings
- 2. Feedback through questionnaire at the end of the semester

COURSE POLICY (preferred mode of correspondence with students, compensation assessment policy to be specified)

COURSE ASSESSMENT:

- 1 Attending all the assessments are MANDATORY for every student
- If any of the student is not able to attend any of the continuous assessment descriptive examination due to genuine reason (any academic related work through department or medical grounds only), student is permitted to attend CPA.
- 3 Submission of assignments is MANDATORY for every student within the stipulated time failing which 10% weightage will not be considered for final grade assessment
- 4 There will not be any improvement test for the students who score low marks in continuous assessment test.
- 5 Finally, every student is expected to score minimum marks as per the regulations of the institute out of the total assessments 1,2,3,4/CPA and 5 to pass the course. Otherwise the student will be declared fail and 'F' grade will be awarded. Further the student can take up only FORMATIVE ASSESSMENT.

MODE OF CORRESPONDENCE (email/ phone etc.)

- All students are advised to check their NITT webmail regularly. All the details about the schedule of classes, schedule of assessments, course material and any other information regarding the course will be sent through webmail only.
- Doubts regarding the course can be clarified by fixing proper timing with the teacher during working hours only.
- 3 Queries, if any regarding the course shall only through email to the teacher.

COMPENSATION ASSESSMENT POLICY

- Any student who fails to maintain 75% attendance only on reasonable medical/official grounds needs to appear for the compensation assessment (CPA) classes.
- The portion for compensation assessment will be the portion of assessment 1 and 2.

ATTENDANCE POLICY (A uniform attendance policy as specified below shall be followed)

- 1. At least 75% attendance in each course is mandatory.
- 2. A maximum of 10% shall be allowed under On Duty (OD) category.
- 3. Students with less than 65% of attendance shall be prevented from writing the final assessment and shall be awarded 'V' grade.

ACADEMIC DISHONESTY & PLAGIARISM

- 1. Possessing a mobile phone, carrying bits of paper, talking to other students, copying from others during an assessment will be treated as punishable dishonesty.
- 2. Zero mark to be awarded for the offenders. For copying from another student, both students get the same penalty of zero mark.
- 3. The departmental disciplinary committee including the course faculty member, PAC chairperson and the HoD, as members shall verify the facts of the malpractice and award the punishment if the student is found guilty. The report shall be submitted to the Academic office.

The above policy against academic dishonesty shall be applicable for all the programmes.

ADDITIONAL INFORMATION The faculty is available for consultation at times as per the intimation given by the faculty. FOR APPROVAL

Course Faculty ____

CC-Chairperson

Page 4 of 4