

**DEPARTMENT OF Electronics and Communication Engineering**  
**NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI**

COURSE PLAN – PART I			
Name of the programme and specialization	B.Tech (ECE)		
Course Title	VLSI SYSTEMS		
Course Code	ECPC26	No. of Credits	03
Course Code of Pre-requisite subject(s)	Nil		
Session	Jan 2019	Section (if, applicable)	Both A & B
Name of Faculty	Dr. B Venkataramani	Department	ECE
Email	<a href="mailto:bvenki@nitt.edu">bvenki@nitt.edu</a> <a href="mailto:bvenkii@gmail.com">bvenkii@gmail.com</a>	Telephone No.	7708977953 0431 2503303
Name of Course Coordinator(s) (if, applicable)	Nil		
E-mail	NA	Telephone No.	NA
Course Type	<input checked="" type="checkbox"/> Core course	<input type="checkbox"/> Elective course	
<b>Syllabus (approved in BoS)</b>			
<p>VLSI design methodology, VLSI technology- NMOS, CMOS and BICMOS circuit fabrication. Layout design rules. Stick diagram. Latch up.</p> <p>Characteristics of MOS and CMOS switches. Implementation of logic circuits using MOS and CMOS technology, multiplexers and memory, MOS transistors, threshold voltage, MOS device design equations, MOS models, small-signal AC analysis. CMOS inverters, propagation delay of inverters, Pseudo NMOS Dynamic CMOS logic circuits, power dissipation.</p> <p>Programmable logic devices- antifuse, EPROM and SRAM techniques. Programmable logic cells, Programmable inversion and expander logic. Computation of interconnect delay, Techniques for driving large off-chip capacitors, long lines, Computation of interconnect delays in FPGAs Implementation of PLD, EPROM, EEPROM, static and dynamic RAM in CMOS.</p> <p>An overview of the features of advanced FPGAs, IP cores, Software processors, Various factors determining the cost of a VLSI, Comparison of ASICs, FPGAs, PDSPs and CBICs. Fault tolerant VLSI architectures</p> <p>VLSI testing -need for testing, manufacturing test principles, design strategies for test, chip level and system level test techniques.</p> <p><b>Text Books</b></p> <ol style="list-style-type: none"> <li>1. <i>N. H. E. Weste, D.F. Harris, "CMOS VLSI design", (4/e), Pearson, 2015.</i></li> <li>2. <i>J. Smith, "Application Specific Integrated Circuits, Pearson", 2011.</i></li> <li>3. <i>M.M.Vai, "VLSI design", CRC Press, 2001.</i></li> </ol> <p><b>Reference Books</b></p>			

<ol style="list-style-type: none"> <li>1. Pucknell &amp; Eshraghian, "Basic VLSI Design", PHI, (3/e), 2003.</li> <li>2. Uyemura, "Introduction to VLSI Circuits and Systems", Wiley, 2002</li> </ol>	
<b>COURSE OBJECTIVES</b>	
To introduce various aspects of VLSI circuits and their design including testing.	
<b>COURSE OUTCOMES (CO)</b>	
<b>Course Outcomes</b>	<b>Aligned Programme Outcomes (PO)</b>
1. Describe the techniques used for VLSI fabrication, design of CMOS logic circuits, switches and memory	PO1, PO3, PO4, PO5
2. Describe the techniques used the design of CMOS logic circuits, switches and memory in VLSI	PO1, PO3, PO4, PO5
3. Generalize the design techniques and analyze the characteristics of VLSI circuits such as area, speed and power dissipation	PO1, PO2, PO3, PO4, PO5, PO7, PO12
4. Explain and compare the architectures for FPGA, PAL and PLDs and evaluate their characteristics such as area, power dissipation and reliability	PO1, PO2, PO3, PO4, PO5, PO7, PO12
5. Describe the techniques for fault tolerant VLSI circuits, Explain and compare the techniques for chip level and board level testing	PO1, PO2, PO3, PO4, PO5, PO7, PO12

<b>COURSE TEACHING AND LEARNING ACTIVITIES</b>		
<b>Week</b>	<b>Topic</b>	<b>Mode of Delivery</b>
Week 1 (3 Contact Hours)	VLSI design methodology, VLSI technology- NMOS, CMOS and BICMOS circuit fabrication.	Lecture C&T/ PPT or any suitable mode
Week 2 (3 Contact Hours)	Layout design rules. Stick diagram. Latch up. Characteristics of MOS and CMOS switches.	
Week 3 (3 Contact Hours)	Implementation of logic circuits using MOS and CMOS technology, multiplexers and memory,	
Week 4 (3 Contact Hours)	MOS transistors, threshold voltage, MOS device design equations. MOS models, small-signal AC analysis.	
<b>ASSESSMENT I - 10 Marks</b>		<b>Quiz</b>



Week 5 (3 Contact Hours)	CMOS inverters, propagation delay of inverters, Pseudo NMOS, Dynamic CMOS logic circuits, power dissipation.		
Week 6	<b>ASSESSMENT II - 20 Mark</b>	<b>Descriptive/Numerical (Written)</b>	
Week 7 (3 Contact Hours)	Programmable logic devices- antifuse, EPROM and SRAM techniques. Programmable logic Cells.		
Week 8 (3 Contact Hours)	Programmable inversion and expander logic. Computation of interconnect delay, Techniques for driving large off-chip capacitors, long lines,	<b>Lecture C&amp;T/ PPT or any suitable mode</b>	
Week 9 (3 Contact Hours)	Computation of interconnect delays in FPGAs Implementation of PLD,		
<b>ASSESSMENT III - 10 Marks</b>		<b>Quiz</b>	
Week 10 (3 Contact Hours)	EPROM, EEPROM, static and dynamic RAM in CMOS.	<b>Lecture C&amp;T/ PPT or any suitable mode</b>	
Week 11 (3 Contact Hours)	An overview of the features of advanced FPGAs, IP cores, Soft-core processors		
Week 12 (3 Contact Hours)	Various factors determining the cost of a VLSI, Comparison of ASICs, FPGAs, PDSPs and CBICs		
Week 13 (3 Contact Hours)	Fault tolerant VLSI architectures VLSI testing -need for testing		
Week 14 (3 Contact Hours)	<b>ASSESSMENT IV - 20 Marks</b>	<b>Descriptive/Numerical (Written)</b>	
Week 15 (3 Contact Hours)	manufacturing test principles, design strategies for test, chip level and system level test techniques.		
(3 Contact Hours)	<b>END ASSESSMENT – 40 Marks</b>	<b>Descriptive/Numerical (Written)</b>	

<b>COURSE ASSESSMENT METHODS (shall range from 4 to 6)</b>				
<b>S.No.</b>	<b>Mode of Assessment</b>	<b>Week/Date</b>	<b>Duration</b>	<b>% Weightage</b>
1	Assessment I (Quiz)	1 <sup>st</sup> week Feb	60 Minutes	10
2	Assessment II	3 <sup>rd</sup> Week Feb	60 Minutes	20
3	Assessment III (Quiz)	2 <sup>nd</sup> Week of March	60 Minutes	10
4	Assessment IV	4 <sup>th</sup> Week of March	60 Minutes	20
5	Compensation Assessment*	1 <sup>st</sup> Week of April	60 Minutes	20
6	Final Assessment *	4 <sup>th</sup> Week of April	180 Minutes	40
<b>*mandatory; refer to guidelines on page 4</b>				
<b>COURSE EXIT SURVEY (mention the ways in which the feedback about the course shall be assessed)</b>				
Feedback from the students after the lectures are over				
<b>COURSE POLICY (preferred mode of correspondence with students, compensation assessment policy to be specified)</b>				
<b><u>MODE OF CORRESPONDENCE (email/ phone etc)</u></b>				
Only email				
<b><u>COMPENSATION ASSESSMENT POLICY</u></b>				
Equal weightage for portions from both Assessment II & IV would be included for the compensation assessment				
<b><u>ATTENDANCE POLICY</u> (A uniform attendance policy as specified below shall be followed)</b>				
<ul style="list-style-type: none"> <li>➤ <b>At least 75% attendance in each course is mandatory.</b></li> <li>➤ <b>A maximum of 10% shall be allowed under On Duty (OD) category.</b></li> <li>➤ <b>Students with less than 65% of attendance shall be prevented from writing the final assessment and shall be awarded 'V' grade.</b></li> </ul>				



### ACADEMIC DISHONESTY & PLAGIARISM


- Possessing a mobile phone, carrying bits of paper, talking to other students, copying from others during an assessment will be treated as punishable dishonesty.
- Zero mark to be awarded for the offenders. For copying from another student, both students get the same penalty of zero mark.
- The departmental disciplinary committee including the course faculty member, PAC chairperson and the HoD, as members shall verify the facts of the malpractice and award the punishment if the student is found guilty. The report shall be submitted to the Academic office.

The above policy against academic dishonesty shall be applicable for all the programmes.

### ADDITIONAL INFORMATION

Every student is expected to score a minimum of Peak/3 or class average/2 whichever is lower of the maximum mark of the class in the total assessment to pass the course. Otherwise the student would be declared fail and 'F' grade will be awarded.

### FOR APPROVAL

  
Course Faculty \_\_\_\_\_

  
CC-Chairperson \_\_\_\_\_

  
HOD \_\_\_\_\_

### Guidelines:

- a) The number of assessments for a course shall range from 4 to 6.
- b) Every course shall have a final assessment on the entire syllabus with at least 30% weightage.
- c) One compensation assessment for absentees in assessments (other than final assessment) is mandatory. Only genuine cases of absence shall be considered.
- d) The passing minimum shall be as per the regulations.

B.Tech. Admitted in				P.G.
2018	2017	2016	2015	
35% or class average/2 whichever is greater.		Peak/3 or class average/2 whichever is lower		40%

- e) Attendance policy and the policy on academic dishonesty & plagiarism by students are uniform for all the courses.
- f) Absolute grading policy shall be incorporated if the number of students per course is less than 10.
- g) Necessary care shall be taken to ensure that the course plan is reasonable and is objective.