# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI

	COURSE PLAN	I – PART I	
Name of the programme and specialization	M. Tech. VLSI Syst	em	EDUCAL CARACTER
Course Title	Low Power VLSI Circ	uits	
Course Code	EC668	Circuits    No. of Credits   3 (Three)	
Course Code of Pre- requisite subject(s)	EC651 Analog IC Des EC653 Basics of VLS		SAN SECTION STATES
Session	January 2019	(if,	NA
Name of Faculty	Dr. M.Bhaskar		ECE
Email	bhaskar@nitt.edu		0431-2503310
Name of Course Coordinator(s) (if, applicable)	Nil		Course served
E-mail			
Course Type	Core course	Elect ve	course
doped drain, Buried cha Modeling of MOS device effects, Electron temper CMOS inverters, Differed voltage and low power C Basic concepts of dyna Zipper, Domino, Dynan techniques. CMOS memory circuits, Basics of clock gating a advanced structures – P	nnology, CMOS fabrication annel. BiCMOS and SOI es, Threshold voltage, Bocature, MOS capacitance. Ential static logic circuits, CMOS static logic circuit de mic logic circuits. Charge nic differential, BiCMOS, SRAM, DRAM, Bi-CMOS	CMOS technologie by effect, Short char Pass transistor Biesign techniques. It is sharing, Noise and low voltage and leand Nonvolatile med VLSI systems, Addesing unit.	es, second order effects, nel and Narrow channel octions. SOI CMOS, Low drace problems, NORA, ow power dynamic logic emory circuits. er circuits, Multipliers and
<ol> <li>J.B.Kuo and J.H.Lou,</li> <li>Reference Books</li> <li>Michael Keating etal.</li> <li>Springer, 2008</li> </ol>	er Design Essentials (Integ "Low-voltage CMOS VLS "Low Power Methodology Elmasry,"Low power Digita	Circuits", Wiley, 19	999. n-on-Chip Design"

CMOS circuit and system design

	DURSE OUTCOMES (CO)	T
Co	ourse Outcomes	Aligned Programme Outcomes (PO)
1.	Acquire the knowledge about various CMOS fabrication process and its modelling. Infer about the second order effects of MOS transistor characteristics.	PO1,PO2,PO3
2.	Analyze and implement various CMOS low voltage and low power static logic circuits.	PO1,PO2,PO3,PO4, PO5,PO7,PO8
3.	Learn the design of various CMOS low voltage and low power dynamic logic circuits.	PO1,PO2,PO3,PO4, PO5,PO7,PO8
4.	Learn the different types of memory circuits and their design.	PO1,PO2,PO3,PO4, PO5,PO7,PO8
5.	Design and implementation of various structures for low power applications.	PO1,PO2,PO3,PO4, PO5,PO7,PO8

#### **COURSE PLAN - PART II**

#### **COURSE OVERVIEW**

To give exposure CMOS device fabircation and its low voltage device modeling. Design of low voltage and low power static, dynamic VLSI circuits and memory circuits. Design of low power VLSI computational circuits.

### COURSE TEACHING AND LEARNING ACTIVITIES

SI. No.	Week	Topic	Mode of Delivery
1	1st week	Evolution of CMOS Technology,	PPT, Chalk and talk
	(3 contact hours)	CMOS fabrication process. Low voltage issues.	
2	2 <sup>nd</sup> week	STI, LDD and buried channel effects Bi-	PPT, Chalk and talk
	(3 contact hours)	CMOS fabrication, SOI-CMOS fabrication	
3	3 <sup>rd</sup> week	Second order effects of CMOS devices.	PPT, Chalk and talk
	(3 contact hours)	Short channel, narrow channel, hot carrier effects	
4 .	4 <sup>th</sup> week	CMOS static circuit design, Differential	PPT, Chalk and talk
	(3 contact hours)	circuit design	
5	5 <sup>th</sup> week	Bi-CMOS static circuit design, SOI CMOS	PPT, Chalk and talk
	(3 contact hours)	static circuit design	
6	6th week	Low power, low voltage circuit techniques.	PPT, Chalk and talk
	(3 contact hours)	Basics of dynamic logic circuit design	91
7	7 <sup>th</sup> week	Disadvantages of dynamic logic circuits	PPT, Chalk and talk
	(3 contact hours)	and solutions	
8	8 <sup>th</sup> week	Dynamic differential logic circuit design	PPT, Chalk and talk
	(3 contact hours)		
9	9th week	Bi-CMOS dynamic logic circuit design	PPT, Chalk and talk
	(3 contact hours)		
10	10 <sup>th</sup> week	Low voltage dynamic logic circuit design	PPT, Chalk and talk
	(3 contact hours)	techniques	
11	11th week	Memories basic concepts	PPT, Chalk and talk
	(3 contact hours)	CMOS circuits for various blocks of SRAM	
12	12 <sup>th</sup> week	DRAM and SOI memory	PPT, Chalk and talk
	(3 contact hours)		

SI. No.	RSE ASSESSMENT METHODS  Mode of Assessment	Week/Date	Duration	% Weightage
1	Assessment - 1 (Descriptive exam) (1st and 2nd units)	5 <sup>th</sup> week	1 hour	20 Marks
2	Assessment - 2 (Descriptive exam) (3 <sup>rd</sup> and 4 <sup>th</sup> units)	10 <sup>th</sup> week	1 hour	20 Marks
3	Assignment (5 <sup>th</sup> unit)	11 <sup>th</sup> week	One week	10 Marks
СРА	Compensation Assessment (Descriptive exam) (1st to 4th units)	12 <sup>th</sup> week	1 hour	20 Marks
4	Final Assessment (Descriptive exam) (All units – End semester) atory; refer to guidelines on p	3 <sup>rd</sup> week of April	3 hours	50 Marks

\*mandatory; refer to guidelines on page 4

# COURSE EXIT SURVEY (mention the ways in which the feedback about the course shall

- 1. Feedback from students during class committee meetings
- 2. Feedback through MIS at the end of the semester

### COURSE POLICY (preferred mode of correspondence with students, compensation assessment policy to be specified)

#### COURSE ASSESSMENT:

- 1 Attending all the assessments are MANDATORY for every student
- 2 If any of the student is not able to attend any of the continuous assessment descriptive examination due to genuine reason (any academic related work through department or medical grounds only), student is permitted to attend CPA.
- 3 Submission of assignments is MANDATORY for every student within the stipulated time failing which 10% weightage will not be considered for final grace assessment
- 4 There will not be any improvement test for the students who sccre low marks in continuous
- 5 Finally, every student is expected to score minimum marks as per the regulations of the institute out of the total assessments 1,2,3,4/CPA and 5 to pass the course. Otherwise the student will be declared fail and 'F' grade will be awarded. Further the student can take up only FORMATIVE ASSESSMENT.

### MODE OF CORRESPONDENCE (email/ phone etc)

- 1 All students are advised to check their NITT webmail regularly. All the details about the schedule of classes, schedule of assessments, course material and any other information regarding the course will be sent through webmail only.
- 2 Doubts regarding the course can be clarified by fixing proper timing with the teacher during
- 3 Queries, if any regarding the course shall only through email to the teacher.

### COMPENSATION ASSESSMENT POLICY

- Any student who fails to maintain 75% attendance only on reasonable medical/official grounds needs to appear for the compensation assessment (CPA) classes.
- 2 The portion for compensation assessment will be the portion of a sessment 1 and 2.

## ATTENDANCE POLICY (A uniform attendance policy as specified below shall be followed)

- 1. At least 75% attendance in each course is mandatory.
- 2. A maximum of 10% shall be allowed under On Duty (OD) category.
- 3. Students with less than 65% of attendance shall be prevented from writing the final assessment and shall be awarded 'V' grade.

### **ACADEMIC DISHONESTY & PLAGIARISM**

- 1. Possessing a mobile phone, carrying bits of paper, talking to other students, copying from others during an assessment will be treated as punishable dishonesty.
- 2. Zero mark to be awarded for the offenders. For copying from another student, both students get the same penalty of zero mark.
- 3. The departmental disciplinary committee including the course faculty member, PAC chairperson and the HoD, as members shall verify the facts of the malpractice and award the punishment if the student is found guilty. The report shall be submitted to the Academic office.

The above policy against academic dishonesty shall be applicable for all the programmes.

### ADDITIONAL INFORMATION

The faculty is available for consultation at times as per the intimation given by the faculty.

FOR APPROVAL

CC-Chairperson

#### Guidelines:

- a) The number of assessments for a course shall range from 4 to 6.
- b) Every course shall have a final assessment on the entire syllabus with at least 30% weightage.
- c) One compensation assessment for absentees in assessments (other than final assessment) is mandatory. Only genuine cases of absence shall be considered.
- d) The passing minimum shall be as per the regulations.

B.Tech. Admitted in			P.G.	
2018	2017	2016	2015	
35% or class average/2 whichever is greater.		Peak/3 or cla		40%

- e) Attendance policy and the policy on academic dishonesty & plagiarism by students are uniform for all the courses.
- f) Absolute grading policy shall be incorporated if the number of students per course is less than 10.
- g) Necessary care shall be taken to ensure that the course plan is reasonable and is objective.