DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI

	COURSE PLA	N – PART I		
Course Title	Design of ASICs			
Course Code	EC656	No. of Credits	3	
Course Code of Pre- requisite subject(s)	VLSI Design			
Session	Jan. 2019	Section (if, applicable)		
Name of Faculty	Dr G.Lakshminarayanan	Department	ECE	
Email	laksh@nitt.edu	Telephone No.	0431-2503307	
Name of Course Coordinator(s) (if, applicable)	Dr G.Lakshminarayanan			
E-mail	-mail laksh@nitt.edu]		0431-2503307/ 9442940144	
Course Type	Core course	Electi	ive course	

Syllabus (approved in BoS)

Introduction to Technology, Types of ASICs, VLSI Design flow, Design and Layout Rules, Programmable ASICs - Antifuse, SRAM, EPROM, EEPROM based ASICs. Programmable ASIC logic cells and I/O cells. Programmable interconnects. Advanced FPGAs and CPLDs and Soft-core processors.

ASIC physical design issues, System Partitioning, Floorplanning and Placement. Algorithms: K-L, FM, Simulated annealing algorithms. Full Custom Design: Basics, Needs & Applications. Schematic and layout basics, Full Custom Design Flow.

Semicustom Approach: Synthesis (RTL to GATE netlist) - Introduction to Constraints (SDC), Introduction to Static Timing Analysis (STA). Place and Route (Logical to Physical Implementation): Floorplan and Power-Plan, Placement, Clock Tree Synthesis (clock planning), Routing, Timing Optimization, GDS generation.

Extraction, Logical equivalence and STA: Parasitic Extraction Flow, STA: Timing Flow, LEC: Introduction, flow and Tools used. Physical Verification: Introduction, DRC, LVS and basics of DFM.

System-On-Chip Design - SoC Design Flow, Platform-based and IP based SoC Designs, Basic Concepts of Bus-Based Communication Architectures. High performance algorithms for ASICs/ SoCs as case studies — Canonic Signed Digit Arithmetic, KCM, Distributed Arithmetic, High performance digital filters for sigma-delta ADC.

Text Books:

- 1. M.J.S. Smith: Application Specific Integrated Circuits, Pearson, 2003
- 2. Sudeep Pasricha and NikilDutt, On-Chip Communication Architectures System on Chip Interconnect, Elsevier, 2008

Reference Books:

1. H.Gerez, Algorithms for VLSI Design Automation, John Wiley, 1999

- 2. Jan.M.Rabaey et al, Digital Integrated Circuit Design Perspective (2/e), PHI 2003
- 3. David A. Hodges, Analysis and Design of Digital Integrated Circuits (3/e), MGH 2004
- 4. Hoi-Jun Yoo, Kangmin Leeand Jun Kyong Kim, Low-Power NoC for High-Performance SoC Design, CRC Press, 2008
- 5. An Integrated Formal Verification solution DSM sign-off market trends, www.cadence.com.

COURSE OBJECTIVES

- To prepare the student to be an entry-level industrial standard ASIC or FPGA designer.
- To give the student an understanding of issues and tools related to ASIC/FPGA design and implementation.
- To give the student an understanding of basics of System on Chip and Platform based design.
- To give the student an understanding of High performance algorithms

COURSE OUTCOMES (CO)

Coı	urse Outcomes	Aligned Programme Outcomes (PO)	
	Students able to demonstrate VLSI tool-flow and appreciate FPGA and CPLD architectures	PO1,PO2,PO9	
2.	To be able to understand the issues involved in ASIC design, including technology choice, design management and tool-flow.	PO1,PO2,PO3, PO9	
3.	Student will be able to understand the algorithms used for ASIC construction and Full Custom Design Flow and Tool used	PO3,PO4,PO5	
4.	To be able to understand Semicustom Design Flow and Tool used - from RTL to GDS and Logical to Physical Implementation.	PO3,PO4,PO5	
5.	Student will be able to understand about STA, LEC, DRC, LVS, DFM	PO1,PO2,PO3,PO4,PO5	
6.	To be able to understand the basics of System on Chip and On chip communication architectures appreciate high performance algorithms for ASICs	PO2,PO3,PO4,PO5	

COURSE PLAN - PART II

COURSE OVERVIEW

This course enables the students to understand the task and algorithms running in the backend of every VLSI tools. It also enables to students to know the research areas in the back end of VLSI design and automations.

COURSE DESCRIPTION:

COURSE TEACHING AND LEARNING ACTIVITIES

S.No. Week/Contact Hours		Topic	Mode of Delivery	
1. Week 1 3 Contact Hours		Introduction to Technology, Types of ASICs, VLSI Design flow, Design and Layout Rules		
2.	Week 2 3 Contact Hours	Programmable ASICs - Antifuse, SRAM, EPROM, EEPROM based ASICs, Programmable ASIC logic cells	Lecture	
3.	Week 3 3 Contact Hours	Programmable ASIC logic cells — Continued, Programmable I/O cells	C&T/ PPT	
4.	Week 4 3 Contact Hours	Programmable interconnects, Advanced FPGAs and CPLDs and Soft-core processors, ASIC physical design issues.		

	Week 5 3 Contact Hours	System Partitioning, Floor and Placement, Algorithms Simulated annealing algor	s: K-L, FM,			
5.				Written exam		
6.	Week 6 3 Contact Hours	Full Custom Design: Basic Applications.Schematic an Full Custom Design Flow.	nd layout basics,	317313883857		
7.	Week 7 3 Contact Hours	Semicustom Approach: Sy GATE net list), Introduction (SDC), Introduction to State Analysis (STA).	on to Constraints			
8.	Week 8 3 Contact Hours	Place and Route (Log Implementation): Floorp Plan, Placement, Clock (clock planning), Ro Optimization, GDS general	lan and Power- Tree Synthesis outing, Timing	Lecture C&T/ PPT or any suitable mode		
9.	Week 9 3 Contact Hours	Extraction, Logical equivalence and STA: Parasitic Extraction Flow,STA: Timing Flow, LEC: Introduction, flow and Tools used				
10.	Week 10 3 Contact Hours Week 10 Design - SoC Design Flow Physical Verification: Introduction, DRC, LVS and basics of DFM.System-On-Chip					
	ASSESSMENT II		Written exam			
11.	Week 11 3 Contact Hours Platform-based and IP based SoC Designs,Basic Concepts of Bus-Based Communication Architectures.		Tentas T			
de la constant	ASSESSMENT-III (Seminar)		Lecture			
12.	Week 12 3 Contact Hours	High performance algorithms for ASICs/ SoCs as case studies		C&T/ PPT		
13.	Week 13 3 Contact Hours	Canonic Signed Digit Arithmetic, KCM, Distributed Arithmetic, High performance digital filters for sigma-delta ADC.				
14.	Con	npensation Assessment		Written exam		
15.		Final Assessment		Descriptive type (Written)		
OURSE	ASSESSMENT METHOD	S (shall range from 4 to 6)				
S.No.	Mode of Assessmen	t Week/Date	Duration	% Weightage		
1	Assessment I (Descriptive)	2 nd week of February 2019	60 Minutes	20		
2	Assessment II (Descriptive)	4 th week of March 2019	60 Minutes	20		
	Assessment III			10		

4	CPA Compensation Assessment	4 th week of April 2019	60 Minutes	Refer course policy
5	Final Assessment	1st week of May 2019	180 Minutes	50

COURSE EXIT SURVEY (mention the ways in which the feedback about the course shall be assessed)

Course feedback from the students is obtained at regular intervals and also during class committee meeting.

COURSE POLICY (preferred mode of correspondence with students, policy on attendance, compensation assessment, , academic honesty and plagiarism etc.)

MODE OF CORRESPONDENCE (email/ phone etc)

- 1. All the students are advised to come to the class regularly.
- 2. All the correspondence including schedule of class, assessment, course material and any other information will be done in class/ over phone/ in faculty room/ through webmail.

COMPENSATION ASSESSMENT POLICY

- 1. Attending all the assessments are mandatory.
- 2. Schedule for all the assessments will be intimated in class or through class committee meeting.
- 3. Those who are unable to attend either of the assessment I & II under medical reasons are allowed to appear for CPA (Compensation Assessment) with 20% weightage.
- 4. At any case, CPA will not be considered as an improvement test.
- 5. Institute regulations will be followed for fixing minimum passing marks, grading pattern, Reassessment, FA, and Redo.

ATTENDANCE POLICY (A uniform attendance policy as specified below shall be followed)

- 1. At least 75% attendance in each course is mandatory.
- 2. A maximum of 10% shall be allowed under On Duty (OD) category.
- 3. Students with less than 65% of attendance shall be prevented from writing the final assessment and shall be awarded 'V' grade.

ACADEMIC DISHONESTY & PLAGIARISM

- 1. Possessing a mobile phone, carrying bits of paper, talking to other students, copying from others during an assessment will be treated as punishable dishonesty.
- 2. Zero mark to be awarded for the offenders. For copying from another student, both students get the same penalty of zero mark.
- 3. The departmental disciplinary committee including the course faculty member, PAC chairperson and the HoD, as members shall verify the facts of the malpractice and award the punishment if the student is found guilty. The report shall be submitted to the Academic office.

The above policy against academic dishonesty shall be applicable for all the programmes.

ADDITIONAL INFORMATION

Queries and feedback may also be emailed to the Course Faculty directly at laksh@nitt.edu

FOR APPROVAL

Course Faculty

CC-Chairperson

HOD