DEPARTMENT OF Electronics & Communication Engineering

NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI

	COURSE PLA	N – PART I			
Name of the programme and specialization	M.Tech., VLSI System Engineering				
Course Title	HDL Programming Laboratory				
Course Code	EC665 No. of Credits 2				
Course Code of Pre- requisite subject(s) - -		-	-		
Session	16 Aug., 2018	Section (if, applicable)	-		
Name of Faculty	Dr. Menka	Department	ECE		
Email	menka@nitt.edu	Telephone No.	+91-9416794011		
Name of Course Coordinator(s) (if, applicable)					
E-mail		Telephone No.			
Course Type	\checkmark Core course	Elective cours	e		
Tentative list of experime	ents-				
 Text books- Moris Mano, , 4th Edition <u>https://docs.google.com/file/d/0B8-drkZsESDnN2NmYTQxYjQtYTMwZi00N2IzLTkxNjgtZjI1NTZiN2FjNDli/edit</u> Samir palnitkar, 'Verilog HDL- A guide to digital design and synthesis', Sunsoft 1999. <u>https://docs.google.com/file/d/0BzcOJZmBMzv0WEttVmJVY0xWYXM/view</u> Websites/Online Materials www-classes.usc.edu/engr/ee-s/254/ee254l_lab_manual/EE254L_Lab_Plan.pdf https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-111-introductory-digital-systems-laboratory-spring-2006/projects/ http://users.ece.utexas.edu/~ljohn/teaching/ee460m_lab_manual.pdf http://www.iitk.ac.in/eclub/summercamp/Courses/CompArch/Verilog_lab_Solutions.pdf http://www-classes.usc.edu/engr/ee-s/254/ee254l_lab/handout_files/ee254l_number_lock_verilog_lab.pdf 					
COURSE OBJECTIVES					
☐ To make the students unc	derstand the fundamentals of c	complex digital system de	esign.		
□ To train them to apply these to real life project					

□ To train through experiential learning				
COURSE OUTCOMES (CO)				
Course Outcomes	Aligned Programme Outcomes (PO)			
CO1: To design simple combinational circuits	PO1: To design simple combinational circuits			
CO2: To design simple Sequential circuits using Verilog	PO2: To design simple Sequential circuits using Verilog			
CO3: To design complex circuits using FSM, data path and control	PO3: To design complex circuits using FSM, data path and control			
CO4: Parallel processing and pile line structure designing	PO4: Parallel processing and pile line structure designing			

COURSE PLAN – PART II					
COURSE OVERVIEW					
The course will focus on the digital system design using Verilog. It will cover recent industrial					
trends as well. Focus will be on how to design high speed digital circuits, optimizing area, power,					
delay and cost.	delay and cost.				
COURSE TEACHING AND LEARNING ACTIVITIES					
S.No. Weel	Торіс	Mode of Delivery			
1. 1	Introduction to the course, current market share and				
	opportunities in digital system design field across the				
	globe, Basic combinational circuits				

		Sibbe, Busie comomutional enclus	
2.	2	Adder, mux, demux,	
3.	3	parallel adder/subtractor, encoders, decoders	
4.	4	Flip flops, Counters,	
5.	5	registers, memories	C &T DDT group
6	6	FFT/IFFT simple	discussion, peer
7	7	FFT/IFFT pipeline	learning
8	8	Multiplier with different configuration	
9	9	Divider with different configuration	
10	10	Sequential adder	
11	11 onwards	Repetition / revision /exam	
COU	RSE ASSES	SMENT METHODS (shall range from 4 to 6)	I

S.No.	Mode of Assessment	Week/Date	Duration	% Weightage
1	I (Close book)	1 st week Oct. '18	60 Minutes	20
2	II (Project)	1st Week of Nov. ' 18	-	25
3	III (Close book- Quiz)	3rd week of Nov.' 18	20 minutes	10
4	IV (Continuous evaluation and Record)	NA	-	20
СРА	Compensation Assessment*			
5	Final Assessment *	2 nd Week of Nov ' 18	180 Minutes	25

*mandatory; refer to guidelines on page 4

COURSE EXIT SURVEY (mention the ways in which the feedback about the course shall be assessed)

Feedback from the students during class committee meetings.

Anonymous feedback through questionnaire.

COURSE POLICY (preferred mode of correspondence with students, compensation assessment policy to be specified)

MODE OF CORRESPONDENCE (email/ phone etc)

1. All the students are advised to check their mail IDs regularly. All the correspondence

(schedule of classes/ schedule of assessment/ course material/ any other information

Regarding this course) will be intimated in Class or mail.

COMPENSATION ASSESSMENT POLICY

- a. Compensation exam can only be conducted if the reason is genuine, e.g. unavoidable medical emergency.
- b. The candidates are requested to intimate well in time and they need to produce proof for the same
- c. The application should come through HoD/Class Chairperson

- A maximum of 10% shall be allowed under On Duty (OD) Category.
- Students with lesser than 65% attendance will be prevented from writing the final assessment and shall be awarded 'V' grade.

ACADEMIC DISHONESTY AND PLAGIARISM

- Possessing a mobile phone, carrying bits of paper, talking to other students, copying from others during an assessment will be treated as punishable dishonesty.
- Zero marks to be awarded for thr offenders. For copying from another student, both students get the same penalty of zero mark.
- The departmental disciplinary committee including the course faculty member, PAC chairperson and HoD, as members shall verify the facts of the malpractice and award the punishment if the student is found guilty. The report shall be submitted to the Academic office.

The above policy against academic dishonesty shall be applicable for all the programs.

ADDITIONAL INFORMATION

FOR APPROVAL

Course faculty Dr. Menka CC-Chairperson-Dr. P.Palanisamy HoD-Dr.G.Lakshmi Narayanan

Guidelines:

- a. The number of assessments for a course shall range from 4 to 6.
- b. Every course shall have a final assessment on the entire syllabus with at least 30% weightage.
- c. One compensation assessment for absentees in assessments (other than final assessment) is mandatory. Only genuine cases of absence shall be considered. Details of compensation assessment to be specified by faculty.
- d. The passing minimum shall be as per the regulations.
- e. Attendance policy and the policy on academic dishonesty & plagiarism by students are uniform for all the courses.
- f. Absolute grading policy shall be incorporated if the number of students per course is less than 10.
- g. Necessary care shall be taken to ensure that the course plan is reasonable and is objective.