

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

	COURS	E PLAN - PART I			
Name of the programme and specialization	III Year B.Tech, EEE				
Course Title	POWER ELECTRONICS				
Course Code	EEPC19	No. of Credits	04		
Course Code of Pre-requisite subject(s)	MAIR32, EEPC10 & EEI	PC13			
Session	July 2023	Section (if, applicable)	В		
Name of Faculty	Dr. Sundareswaran K	Department	EEE		
Email	kse@nitt.edu	Telephone No.	0431 - 2503255		
Name of Course Coordinator(s) (if, applicable)	2 1		2 2 20		
Course Type (please tick appropriately)	□General Institu ☑Branch Specifi	ite Requirement (C c Course	GIR)		

Syllabus (approved in BoS)

Power Semiconductor Devices -power diodes, power transistors, SCRs, TRIAC, GTO, power MOSFETs, IGBTs-Principles of operation, characteristics, ratings, protection and gate drive circuits.

Controlled rectifiers- single- phase and three-phase- power factor improvement - dual converters.

DC-DC converters- Buck, Boost, Buck-Boost- with circuit configuration and analysis.

DC-AC converters- single-phase/three-phase, VSI, CSI, frequency and voltage control.

AC-AC converters- single/three-phase controllers, phase control, PWM AC voltage controller, Principle of ON-OFF control and cyclo-converters.

COURSE OBJECTIVES

This course aims to equip the students with a basic understanding of modern power semiconductor devices, and various important topologies of power converter circuits for specific types of applications. The course also equips students with an ability to understand and analyze non-linear circuits involving power electronic converters.



MAPPING OF COs with PO's

Course Outcomes

Upon completion of the course, the student will be able to

- 1. Understand the principle of operation of commonly employed power electronic converters.
- 2. Analyze non-linear circuits with several power electronic switches.
- 3. Equipped to take up advanced courses in Power Electronics and its application areas.

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
COI	2	2	2	3	-	-	2	3	2	-	2	2
CO2	3	3	2	3	-	(II-	3	3	2	E	2	2
CO3	2	3	2	3	2	9	2	3	2	_	2	2

COURSE PLAN – PART II						
COUR	SE TEACHING AND LE	ARNING ACTIVITIES				
S.No.	Week/Contact Hours	Topic	Mode of Delivery			
1	Week 1 (Lectures) 31 July-4 August	Introduction	Chalk & Board, PPT			
2	Week 2 (Lectures) 7-11 August	Introduction to Power Semiconductor Devices –power diodes, power transistors	Chalk & Board, PPT			
3	Week 3 (4 Lectures) 14-18 August	TRIAC, GTO, power MOSFETs, IGBTs-Principles of operation, characteristics, ratings.	Chalk & Board, PPT			
4	Week 4 (4 Lectures) 21-25 August	SCRs,Principles of operation, characteristics, ratings,protection and gate drive circuits.	Chalk & Board, PPT			
5	Week 5 (4 Lectures) 28 August-01 September	Controlled rectifiers- single- phase	Chalk & Board, PPT			
6	Week 6 (4 Lectures) 04-08 September	Controlled rectifiers-three-phase- power factor improvement & First Assessment	Chalk & Board, PPT			



7	Week 7 (4 Lectures) 11–15 September		Dual converters		Chalk & Board, PPT
8	Week 8 (4 Lectures) 18-22 September	Intro	duction to DC-DC conv Buck Operation	erters &	Chalk & Board, PPT
9	Week 9 (4 Lectures) 03-06 October	Boost, Buck-Boost- with circuit configuration and analysis. & Second Assessment			Chalk & Board, PPT
10	Week 10 (4 Lectures) 09-13 October	DC-AC converters- single-phase/three- phase			Chalk & Board, PPT
11	Week 11 (4 Lectures) 16-20 October	VSI, CSI			Chalk & Board, PPT
12	Week 12 (4 Lectures) 25-27 October	fr	frequency and voltage control.		Chalk & Board, PPT
13	Week 13 (4 Lectures) 30 October-03 November	AC-A	C converters- single/thr controllers & Third Assessment	ee-phase	Chalk & Board, PPT
14	Week 14 (4 Lectures) 06-10 November	phase	e control of AC-AC con cyclo-converters	verters,	Chalk & Board, PPT
15	Week 15 (4 Lectures) 13-17 November	PWM AC voltage controller, Principle of ON-OFF control, Numerical Problems & Compensation Assessment		Problems	Chalk & Board, PPT
COURS	SE ASSESSMENT MET	HODS			
S.No.	Mode of Assessm	ent	Week/Date	Duration	% Weightage
1.	Assessment I (C7	Γ1)	Week 6 04-08 September	1hr.30min	20
2.	Assessment II (C	Γ2)	Week 9 03-08 October	1hr.30min	20
3.	Surprise test / repo viva/Assignmen		Week 13 30 October-03 November	-	10
	Compensation Asses (Written test)	sment	Week 15 13-17 November	1hr.30min	20



4	Final Assessment	Week 17 28 November – 1 December	3 hours	50
---	------------------	--	---------	----

ESSENTIAL READINGS: Textbooks, reference books Website addresses, journals, etc

Text Books:

- 1.Rashid, M.H, 'Power Electronics Circuits, Devices and Applications', Prentice Hall Publications, 3rd Edition, 2003.
- 2. M.D.Singh and K.B.Khanchandani, 'Power Electronics', Tata McGraw-Hill Publishing Company Limited, 2nd Edition, 2006.
- 3. Ned Mohan, Tore M. Undeland, William P. Robbins, 'Power Electronics', John Wiley & Sons Publications, 3rd Edition, 2006.

Reference Books:

- 1. Vedam Subramaniam, 'Power Electronics', New Age International (P) Ltd Publishers, 2001.
- Philip T. Krein, 'Elements of Power Electronics', Oxford University Press, 1st Edition, 2012.
- 3. V.R.Moorthi, 'Power Electronics- Devices, Circuits and Industrial Applications', Oxford University Press, 1st Edition, 2005.
- 4. P.S. Bimbhra, 'Power Electronics', Khanna Publishers, 3rd Edition, 13th Reprint, 2004.

COURSE EXIT SURVEY

- Feedback from the students during class committee meetings A
- Anonymous feedback through questionnaire

COURSE POLICY

All students are expected to attend all the classes & laboratory sessions, Compensation Examination shall have 80% weightage.

ATTENDANCE POLICY (A uniform attendance policy as specified below shall be followed)

- At least 75% attendance in each course is mandatory.
- A maximum of 10% shall be allowed under On Duty (OD) category. A
- Students with less than 65% of attendance shall be prevented from writing the final assessment A and shall be awarded 'V' grade.

ACADEMIC DISHONESTY & PLAGIARISM

Possessing a mobile phone, carrying bits of paper, talking to other students, copying from others A during an assessment will be treated as punishable dishonesty.



- Zero mark to be awarded for the offenders. For copying from another student, both students get the same penalty of zero mark.
- The departmental disciplinary committee including the course faculty member, PAC chairperson

	and the HoD, as members shall verify the facts of the malpractice and award the punishment if the student is found guilty. The report shall be submitted to the Academic office.					
>	The above policy against academic dishonesty shall be applicable for all the programmes.					
ADD	DITIONAL INFORMATION, IF ANY					
	NIL					
FOR	APPROVAL					
Cour	Free Faculty CC- Chairperson HOD ED SP 3 12 12 23					



Guidelines

- The number of assessments for any theory course shall range from 4 to 6.
- b) Every theory course shall have a final assessment on the entire syllabus with at least 30% weightage.
- c) One compensation assessment for absentees in assessments (other than final assessment) is mandatory. Only genuine cases of absence shall be considered.
- d) A student must score a minimum of 20% in the final assessment (for all courses) to complete the course.
- The passing minimum shall be as per the regulations.

4.5	()				
2019	2018	2017	2016	P.G.	
35% or (Cla is greater.	ss average/2)	whichever	(Peak/3) or (Class Average/2) whichever is lower	35% or (Class average/2) whichever is greater.	

- f) Attendance policy and the policy on academic dishonesty & plagiarism by students are uniform for all the courses.
- g) Absolute grading policy shall be incorporated if the number of students per course is less than 10.
- Necessary care shall be taken to ensure that the course plan is reasonable and is objective.