DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI

NATIONAL IN	ISTITUTE OF TECHN COURSE PL	IOLOGY, TIF	RUCHIRAPP	ALLI		
Name of the			ONICS ENGIN	EEDING		
programme Course Title	B.Tech. ELECTRICAL AND ELECTRONICS ENGINEERING EMBEDDED SYSTEM DESIGN					
Course Code	EEPE28		o. of Credits	3		
Course Code of Pre-	EEPC22	IN .	B.E/B.Tech (VIII Semester)			
requisite subject(s)			B.E/B. recir (viii Seillester)			
Session	January 2023	Se	ection	A&B		
Name of Faculty	Dr. S. Moorthi		epartment	EEE		
Email	moorthi.embeddedsystems @gmail.com		elephone No.	0431-2503267		
Name of Course Coor						
Course Type	Core course	Electiv	e course			
Syllabus (approved in						
design – memory orga bus architectures, Desig	chitectures – ARM proc anization -data operation- gn example: Alarm clock,	bus configurati hybrid architect	ions. System oures.	on-chip, scalable		
Sensor and Actuator I. CODECs, FPGA, ASIC,	/O – ADC, DAC, timers , diagnostic port.	, Servos, Rela	lys, stepper m	otors, H-Bridge,		
scheduling - interrupt	ystems (RTOS) – real ti processing – clocking c ements and control – kerr	ommunication	OS tasks – tas and synchroni	sk states – task zation – control		
Architectures, Networks based design— Commu	 Distributed Embeddes for embedded systems- unication Analysis, syste cheduling, Design Examp 	 I2C, CAN Bu m performance 	s, Ethernet, In Analysis, Ha	ternet. Network-		
System Design – Speci top box, Ink-jet printer, L	ification, Requirements a aser printer, Personal dig	nd Architectura ital Assistants.	I design of PB	X systems, Set-		
Morgan Kaufman Publishe 2. C.M Krishna, Kang G. S. 3. Galski D. Vahid F., Nara 1st Impression, 2007. Reference Books: 1. Herma K., 'Real Time Sy Edition, 2011.	thin, 'Real time systems', Mo nyan S., 'Specification and D ystems: Design for Distribute	-Graw Hill, 1st E esign of Embedo ed Embedded Ap	dition, 2010. led Systems', Pr plications', Sprin	entice Hall, ger, 2nd		
COURSE OBJECTIVES	embly Language, Fundamer.	uais and Techniq	ues', CRC Press	s, 2009.		
	o design a system with	combination o	f hardware an	d software for		
COURSE OUTCOMES ((CO)					
Course Outcomes			Aligned Pro Outcomes (
1. Remember the cond	cepts of process and co	ntrollers.	PO1, PO2, PO3, PO6, PO8, PO9, PO10, PO13.			
2. Apply the concepts	for real-time application	ıs				
orcate a real-time 9	yatem for particular app	ilications.				

COURSE PLAN - PART II

COURSE OVERVIEW

17.

18.

19.

13 (three hours)

14(two hours)

14(one hour),

16(one hour)

15 (three hours)

This is an advanced course which teaches both hardware and software required for the design of an embedded system with real time applications. COURSE TEACHING AND LEARNING ACTIVITIES

COURSE TEACHING AND LEARNING ACTIVITIES					
S.No.	Week/Contact Hours	Topic	Mode of Delivery		
1	1(two hours)	Embedded System Architectures	C&T		
2	1(one hour), 2 (one hour)	Architectural design, memory organization	C&T		
3.	2 (two hours), 3(two hours)	System on-chip, scalable bus architectures Design example: Alarm clock, hybrid architectures.	C&T		
4.	3(one hour)	Objective Test	C&T		
5.	4 (three hours)	Sensor and Actuator I/O, ADC, DAC,	C&T		
6.	5(two hours)	Timers, Servos, Relays,	C&T		
7. 8.	5(one hour) 6(two hours)	Stepper motors, H-Bridge, CODECs,	C&T		
9.	6(one hour)	FPGA	007		
10.	7(two hours)	ASIC, diagnostic port Written Test	C&T C&T		
11	7(one hour), 8 (three hours), 9 (three hours)	Real time operating systems (RTOS), Real time kernel, OS tasks, task states, task scheduling, interrupt processing, clocking communication and synchronization	(Flip- class), PPT		
12.	10 (two hours)	control blocks, Memory requirements and control, Kernel services.	C&T		
13.	10 (one hour), 11(one hour)	Embedded Networks. Distributed Embedded Architecture, Hardware and Software Architectures, Networks for embedded systems,	(Flip- class),PPT		
14.	11(one hour)	I2C, CAN Bus	C&T		
15.	11(one hour)	Group Task Evaluation			
16.	12(three hours)	Ethernet, Internet, Network-based design, Communication Analysis, system performance Analysis, Hardware platform design, Allocation and scheduling, Design Example: Elevator	PPT (Partly Flip-class)		

COURSE ASSESSMENT METHODS (shall range from 4 to 6)

Controller.

S.No.	Mode of Assessment	Week/Date	Duration	% Weightage
1	Objective Test*	3	One hour	10
2	Written Test*	6	One hour	15
3	Group task (2 members)	9	Two Hours	20
4	Presentation on real time systems	11	One hour	15
CPA	Compensation Assessment*	16	One hour	20
5	Final Assessment	End of semester	Three hours	40

Set-top box, Ink-jet printer

Presentation on real time systems

Compensation Assessment (CPA)

System Design - Specification, Requirements

and Architectural design of PBX systems,

Laser printer, Personal digital Assistants

PPT

C&T

C&T

^{*} If any student is not able to attend any of the continuous assessments CAs: 1 and 2 (refer SI. Nos. in course assessment methods) due to genuine reason.

COURSE EXIT SURVEY (mention the ways in which the feedback about the course shall be assessed)

Feedback from the students during class committee meetings

Anonymous feedback through questionnaire

End semester feedback on Course Outcomes

COURSE POLICY (preferred mode of correspondence with students, compensation assessment policy to be specified)

MODE OF CORRESPONDENCE (email/ phone etc)

- All the students are advised to check their WEBMAIL regularly. All the correspondence (schedule of classes/ schedule of assessment/ course material/ any other information regarding this course) will be done through their webmail only.
- 2. Queries (if required) to the course teacher shall only be emailed to digital.eee.nitt@gmail.com

COMPENSATION ASSESSMENT POLICY

- Attending all the assessments are MANDATORY for every student.
- 2. If any student is not able to attend any of the continuous assessments CAs: 1 and 2 (refer SI. Nos. in course assessment methods) due to genuine reason, student is permitted to attend the compensation assessment (CPA) with % weightage equal to maximum of the CAs. However, maximum of the % weightage among the assessments for which the student was absent will be considered for computing marks for CA.
- 3. At any case, CPA will not be considered as an improvement test.
- The minimum marks for passing this course and grading pattern will adhere to the regulations of the Institute.

ATTENDANCE POLICY (A uniform attendance policy as specified below shall be followed)

- Attending all the classes for this course is mandatory.
- Attendance policy will be as per the Institute's regulation for offline classes.

ACADEMIC DISHONESTY & PLAGIARISM

- Possessing a mobile phone, carrying bits of paper, talking to other students, copying from others during an assessment will be treated as punishable dishonesty.
- Zero mark to be awarded for the offenders. For copying from another student, both students get the same penalty of zero mark.
- The departmental disciplinary committee including the course faculty member, PAC chairperson and the HoD, as members shall verify the facts of the malpractice and award the punishment if the student is found guilty. The report shall be submitted to the Academic office.

The above policy against academic dishonesty shall be applicable for all the programmes.

ADDITIONAL INFORMATION

The Course Coordinator is available for consultation at times that is displayed on the coordinator's office notice board.

Queries may also be emailed to the Course Coordinator directly at moorthi.embeddedsystems@gmail.com

FOR APPROVAL

Course Faculty Co

CC-Chairperson

HOI

Page 3 of 3