



NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI

Department of Electrical and Electronics Engineering

COURSE OUTLINE (PART-I)			
Course Title	Circuits and Digital Laboratory		
Course Code	EELR10	No. of Credits	2
Session	August 2022	Section	B
Faculty	B. Snehith Divya Bharathi R	Department	EEE
Office Email	407121003@nitt.edu 407121005@nitt.edu	Telephone No	9908425838, 9791893656
Pre-requisites Course Code	Co-requisite: EEPC10 Circuit Theory		
Name of Course Coordinator	Dr. S. Moorthi		
Official Email	srimoorthi@nitt.edu	Telephone number	9443210281
Course Type	<input checked="" type="checkbox"/> Core course <input type="checkbox"/> Elective course		
<b>Syllabus</b>			
<b>List of Experiments:</b> <ul style="list-style-type: none"> <li>• Characteristics of CB and CE configuration of BJT.</li> <li>• Verification of Thevenin and Maximum Power Transfer Theorem.</li> <li>• Verification of Superposition Theorem.</li> <li>• Verification of Kirchhoff's Current and Voltage law.</li> <li>• Transient characteristics of R-L series circuit.</li> <li>• Transient characteristics of R-C series circuit.</li> <li>• Transient characteristics of R-L-C series circuit.</li> <li>• Design of Multiplexer and Demultiplexer, encoder and decoder</li> <li>• Design of magnitude comparator</li> <li>• Design of 4 bit priority encoder</li> <li>• Design of synchronous sequential logic circuits</li> <li>• Design of asynchronous sequential logic circuits</li> <li>• Mini Project</li> </ul>			
<b>COURSE OBJECTIVES</b>			
<ul style="list-style-type: none"> <li>• To understand and analyze the basic theorems of Circuit theory</li> <li>• Understand and analyze series &amp; parallel circuits and measurement of single and three-phase power.</li> <li>• Understand and analyze different applications of diode and characteristics of Transistor.</li> <li>• Understand the basics of digital design</li> </ul>			
<b>COURSE OUTCOMES (CO)</b>			
Upon completion of the course the students will be able to		<b>Aligned Programme Outcomes (PO)</b>	
1. Verify the network theorems and operation of electrical and electronic circuits.		PO1,PO2,PO3,PO4,PO5,PO6, PO7,PO8,PO9,PO10,PO11,PO12,PO13,PO14.	
2. Choose the appropriate equipment's for measuring the electrical quantities and verify the same for different circuits.			
3. Prepare the technical report on the experiments carried out			
4. Design basic digital logic circuits			

**NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI**

**COURSE PLAN (PART-II)**

**COURSE OVERVIEW**

**This course aims to provide practical and hands-on experience in the implementation of electric, analog and digital circuits.**

**COURSE TEACHING AND LEARNING ACTIVITIES**

S. No.	Week	Topic	Mode of Delivery
1.	<b>Week 1</b>	Demonstration and use of Bread board, Variable regulated power supply, Function generator, Digital Storage Oscilloscope, Multi meters, etc.	Laboratory demonstration
2.	<b>Week 2</b>	Verification of Kirchhoff's Current and Voltage law.	Conducting experiment in the Laboratory
3.	<b>Week 3</b>	Verification of Thevenin and Maximum Power Transfer Theorem.	
4.	<b>Week 4</b>	Verification of Superposition Theorem	
5.	<b>Week 5</b>	<ul style="list-style-type: none"> <li>• Transient characteristics of RL series circuit.</li> <li>• Transient characteristics of RC series circuit.</li> <li>• Transient characteristics of RLC series circuit.</li> </ul>	
7.	<b>Week 6</b>	Design of Multiplexer and De Multiplexer, Encoder and decoder	
8.	<b>Week 7</b>	Design of Magnitude Comparator	
9.	<b>Week 8</b>	Design of 4-bit Priority encoder	
10.	<b>Week 9</b>	Characteristics of CB configuration of BJT	
11.	<b>Week 10</b>	Characteristics of CE configuration of BJT	
12.	<b>Week 11</b>	Design of Mod-n Counter	
13.	<b>Week 12</b>	Design of 3-bit up/down counter	
14.	<b>Week 13</b>	Design of 3-bit Asynchronous counter	
15.	<b>Week 14</b>	Mini-Project	

**COURSE ASSESSMENT METHODS**

S. No.	Mode of Assessment	Week/Date	Duration	% Weightage
1.	Internal assessment (Observation+Record)	During regular laboratory classes	3 hours in each lab class	40 %
2.	Mid Sem Test 1	Week 6	1 hour	20 %
3.	Mid Sem Test 2	Week 11	1 hour	15 %
4.	Final Assessment	Week 15	-----	25%

**ESSENTIAL READINGS : Textbooks, reference books Website addresses, journals, etc**

1. Text / references mentioned in EEPC10 Circuit Theory course.

**COURSE EXIT SURVEY (mention the ways in which the feedback about the course is assessed and indicate the attainment also)**

- Feedback from the students during class committee meetings
- Anonymous feedback through questionnaire

**COURSE POLICY (including plagiarism, academic honesty, attendance, etc.)**

**ATTENDANCE**

1. Every student should maintain minimum 75% physical attendance. Students not meeting this criteria will have to REDO the course.
2. Students who have missed the regular lab class should get the prior permission for attending compensation lab class.

**ACADEMIC HONESTY & PLAGIARISM**

1. Possessing of mobile phones, carrying bits of paper, talking to other students and copying assessment from others is considered as dishonesty.
2. Zero marks will be awarded to offenders for copying the simulations and for the one who shared the simulations.
3. Preventing or hampering other students from pursuing their academic activities is also considered as academic dishonesty.
4. Any evidence of such academic dishonesty will result in the loss of marks on that assessment. Additionally, the names of those students so penalized will be reported to the class committee chairperson and HoD for necessary action.

**ADDITIONAL COURSE INFORMATION**

**CORRESPONDENCE**

1. All the students are advised to check their NITT WEBMAIL regularly. All the correspondence (schedule of classes/ schedule of assessment/ course material/ any other information regarding this course) will be done through their webmail.  
Queries (if required) may be emailed to me / contact me during the lab sessions for any clarifications.

**FOR SENATE'S CONSIDERATION**

*B. Sneetha*  
23/8/22 (B. Sneetha)

Course Faculty R. Divyasharathi  
[R.DIVYASHARATHI] 23/8/22

CC-Chairperson

*Abhimanu*

HOD

*[Signature]*