DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI

Name of the	C	OURSE PLA	N-PART	TIRUCHIRAPP	ALLI
programme and specialization				S ENGINEERING	
Course Title	DIGITAL EI	LECTRONIC	s		
Course Code	EEPC14	EEPC14 No. of Credits		3	
Course Code of Pre- requisite subject(s)					
Session	July 2022	July 2022		Section (if, applicable)	В
Name of Faculty	Dr. S. Mage	Dr. S. Mageshwari		Department	EEE
Email	mageshwa	mageshwari@nitt.edu Telephone No. 0431-25		0431-2503260	
Name of Course Coor (if, applicable)	dinator(s)				
Course Type	√ Core	course	Ele	ctive course	
		A DESCRIPTION			
		TTI COL	and MOC	L familia	les. Digital Logic
Combinational logic re representations –minicombinational logic – minicombinational logic – mi	logic family – epresentation mization usi ultiplexers and	, TTL, ECL comparison of logic funding K-maps demultiplex	and MOS of different unctions – s- simplifi ters – code	L families – wired to logic families. SOP and POS ication and impersonments and impersonments, addenged to the converters, addenged to the logical converters.	d and operation, forms, K-map plementation of s, subtractors.
cnaracteristics of digital Combinational logic re representations —mini	logic family – epresentation mization usi ultiplexers and K, D and T flij – asynchron	, TTL, ECL comparison of logic funding K-maps demultiplex	and MOS of different unctions – s- simplifi ters – code	L families – wired to logic families. SOP and POS ication and imperconverters, addenged and edge trigger	forms, K-map blementation of s, subtractors.
cnaracteristics of digital Combinational logic re representations —mini combinational logic — min Sequential logic - SR, JR Pulse forming circuits	logic family — epresentation mization usi ultiplexers and K, D and T flij — asynchroni s. Il Logic circuit els — design	, TTL, ECL comparison of logic for the fing K-maps of demultiplex p-flops – levelous and system of counters	and MOS of different unctions - s- simplificers - code el triggering nchronous ble and ex	L families – wired to logic families. SOP and POS ication and imperconverters, addersing and edge trigger type – Modulo of contaction tables – secitation tables – se	forms, K-map blementation of s, subtractors.
Combinational logic re representations —minicombinational logic — mi Sequential logic — SR, JR Pulse forming circuits registers — Ring counter Synchronous Sequentia Moore and Mealy mode	epresentation mization using ultiplexers and K, D and T flight asynchronics. Il Logic circuit els – design and state asset al logic circuit of asynchronicds – programmal Principles and fundamentals',	, TTL, ECL comparison of logic full full full full full full full ful	and MOS of different unctions — s- simplifi wers — code el triggering nchronous ble and ex — analysis table, flow ial logic c array and d Prentice Ha ta McGraw i incation Limit	L families — wired to logic families. SOP and POS ication and implementation and implementation and implementation and implementation and implementation and edge trigger type — Modulo of citation tables — so of synchronous at table — race concircuits — introduction and of India, 3 decition, 2003. Edil of India, 3 Edition, 2003. Edil of India, 1 Edition, 2015. Edil of India, 1 Edition, 2015.	d and operation, forms, K-map plementation of s, subtractors. fing – counters – counters – Shift state diagrams – sequential logic ditions – circuits fon to design – 1, 2005.

COURSE OBJECTIVES	
This subject exposes the students to digital fundamentals	
COURSE OUTCOMES (CO)	
Course Outcomes	Aligned Programme Outcomes (PO)
Interpret, convert and represent different number systems	PO1, PO2, PO3, PO6, PO8, PO9, PO10, PO13.
Manipulate and examine Boolean algebra, logic operations, Boolean functions and their simplification.	PO1, PO2, PO3, PO6, PO8, PO9, PO10, PO13.
 Design and analyze combinational and sequential logic circuits 	PO1, PO2, PO3, PO6, PO8, PO9, PO10, PO13.

Was I		COURSE PLAN - PART II	
	RSE OVERVIEW	当年10年20年	
This and detail	move further into the I.	each Digital fundamentals which starts with num different logic circuits like combinational and s	ber systems equential in
	COURS	SE TEACHING AND LEARNING ACTIVITIES	
S.No.	Week/Contact Hours	Topic	Mode of Delivery
1	1(two hours)	Review of number systems	C&T
2	1(one hour), 2 (one hour)	Binary codes – BCD and computations	С&Т
3.	2 (two hours), 3(two hours)	Error detection and correction codes.	С&Т
4.	3(one hour)	Objective Test	C&T
5.	4 (three hours)	Combinational logic – representation of logic functions – SOP and POS forms K-map representations – minimization using K maps	C&T
6.	5(two hours)	simplification and implementation of combinational logic – multiplexers and demultiplexers	C&T
7. 8.	5(one hour) 6(two hours)	code converters,	C&T C&T
9.	6(one hour)	adders, subtractors	C&T
10.	7(two hours)	Digital Logic Families: TTL and MOSL, Objective cum Design Test	C&T
11	7(one hour), 8 (three hours), 9 (three hours)	Sequential Logic – SR,JK,D and T flip flops- level triggering and edge triggering counters – asynchronous and synchronous type – Modulo counters Hands-on Test	(Flip- class), PPT
12.	10 (two hours)	Shift registers – Ring counters.	C&T
13.	10 (one hour), 11(one hour)	Synchronous Sequential Logic circuits-state table and excitation tables-state diagrams	(Flip- class),PP
14.	11(one hour)	Moore and Mealy models	C&T
15.	11(one hour)	Analogy Model Evaluation	
16.	12(three hours)	Design of counters-analysis of synchronous sequential logic circuits-state reduction and state assignment.	(Partly Flip-class

13 (three hours)		Asynchronous sequential logic circuits- Transition table, flow table – race conditions – circuits with latches, analysis of asynchronous sequential logic circuits.	(Partly Flip- class), PPT	
18.	14(two hours)	Introduction to design – implication table – hazards.		
19.	14(one hour) Pool time working model First stice		C&T	
20.	16(one hour)	Compensation Assessment (CPA)		

COURSE ASSESSMENT METHODS (shall range from 4 to 6)

S.No.	Mode of Assessment	Week/Date	Duration	% Weightage
1	Objective Test	3	One hour	10
2	Objective cum design Test	6	One hour	20
3	Hands-on Test	9	Two Hours	20
4	Analogy Model Evaluation	11	One hour	10
5	Real time working model Evaluation	14	One hour	10
CPA	Compensation Assessment*	16	One hour	20
6	Final Assessment	End of semester	Three hours	30

^{*} If any student is not able to attend any of the continuous assessments CAs: 1 and 2 (refer SI. Nos. in course assessment methods) due to genuine reason.

COURSE EXIT SURVEY (mention the ways in which the feedback about the course shall be assessed)

Feedback from the students during class committee meetings

Anonymous feedback through questionnaire

End semester feedback on Course Outcomes

COURSE POLICY (preferred mode of correspondence with students, compensation assessment policy to be specified)

MODE OF CORRESPONDENCE (email/ phone etc)

- All the students are advised to check their WEBMAIL regularly. All the correspondence (schedule of classes/ schedule of assessment/ course material/ any other information regarding this course) will be done through their webmail only.
- Queries (if required) to the course teacher shall only be emailed to digital.eee.nitt@gmail.com

COMPENSATION ASSESSMENT POLICY

- 1. Attending all the assessments are MANDATORY for every student.
- 2. If any student is not able to attend any of the continuous assessments CAs: 1 and 2 (refer SI. Nos. in course assessment methods) due to genuine reason, student is permitted to attend the compensation assessment (CPA) with % weightage equal to maximum of the CAs. However, maximum of the % weightage among the assessments for which the student was absent will be considered for computing marks for CA.
- 3. At any case, CPA will not be considered as an improvement test.
- The minimum marks for passing this course and grading pattern will adhere to the regulations of the Institute.

ATTENDANCE POLICY (A uniform attendance policy as specified below shall be followed)

- Attending all the classes for this course is mandatory.
- Attendance policy will be as per the Institute's regulation for offline classes.

ACADEMIC DISHONESTY & PLAGIARISM

- Possessing a mobile phone, carrying bits of paper, talking to other students, copying from others during an assessment will be treated as punishable dishonesty.
- Zero mark to be awarded for the offenders. For copying from another student, both students get the same penalty of zero mark.
- The departmental disciplinary committee including the course faculty member, PAC chairperson and the HoD, as members shall verify the facts of the malpractice and award the punishment if the student is found guilty. The report shall be submitted to the Academic office.

The above policy against academic dishonesty shall be applicable for all the programmes.

ADDITIONAL INFORMATION

The Course Coordinator is available for consultation at times that is displayed on the coordinator's office notice board.

Queries may also be emailed to the Course Coordinator directly at digital.eee.nitt@gmail.com

FOR APPROVAL

Course Faculty Magd CC-Chairperson

HOD