DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI

	COURSE PLA			
Name of the programme and specialization	BACHELOR OF TECHNOLOGY ELECTRONICS AND COMMUNICATION ENGINEERING			
Course Title	MICROPROCESSORS AND MICROCONTROLLERS			
Course Code	ECPE12	No. of Credits	3	
Course Code of Pre- requisite subject(s)	ECPC14 DIGITAL CIRC	UITS AND SYSTEM	S	
Session	January 2023	Section (if, applicable)	A	
Name of Faculty	R.THILAGAVATHY	Department	ECE	
Email	thilagavathy@nitt.edu	Telephone No.	0431-2503313	
Name of Course Coordinator(s) (if, applicable) E-mail				
	Core course	Telephone No.	Irco	
Course Type		J Dictive cou	1130	
Microprocessor based pers Instruction set. Addressing BIOS function calls. Hardware detail of 8086 B	onal computer system. Software modes. Assembly language partial systems. Maximum vs Maxi	programming. Interrup	ots. Programming with DOS	
Instruction set. Addressing BIOS function calls. Hardware detail of 8086 B serial data transfer methods.	onal computer system. Software modes. Assembly language partial systems. Minimum vs Maxir 8255 PPI chip. 8259 Interrupt	orogramming. Interrup mum mode of operatio controller. 8237 DMA	n. Memory interface. Parallel	
Microprocessor based pers Instruction set. Addressing BIOS function calls. Hardware detail of 8086 B serial data transfer methods. Microcontroller. Von-Neur	onal computer system. Software modes. Assembly language partial systems. Maximum vs Maxi	num mode of operatio controller. 8237 DMA ure. Programming m	n. Memory interface. Parallel controller.	
Microprocessor based pers Instruction set. Addressing BIOS function calls. Hardware detail of 8086 Beserial data transfer methods. Microcontroller. Von-Neur Microcontroller. Addressing	onal computer system. Software modes. Assembly language partial systems. Minimum vs Maxin 8255 PPI chip. 8259 Interrupt mann Vs Harvard architectum.	num mode of operatio controller. 8237 DMA ure. Programming moperation. gram. Address space.	on. Memory interface. Parallel controller. On-chip peripherals -analog	
Microprocessor based pers Instruction set. Addressing BIOS function calls. Hardware detail of 8086 B serial data transfer methods. Microcontroller. Von-Neur Microcontroller. Addressing Mixed Signal Microcontroll digital. Register sets. Addreliability. Peripheral Interfacing using	onal computer system. Software modes. Assembly language partial sustiming. Minimum vs Maxim 8255 PPI chip. 8259 Interrupt mann Vs Harvard architectur modes. Programming. Timer of the modes. Block dia series. Block dia series. Block dia series.	mum mode of operatio controller. 8237 DMA ure. Programming moperation. gram. Address space. t. Programming. FRA	on. Memory interface. Parallel controller. nodel. Instruction set of a concept of the controller of t	
Microprocessor based pers Instruction set. Addressing BIOS function calls. Hardware detail of 8086 B serial data transfer methods. Microcontroller. Von-Neur Microcontroller. Addressing Mixed Signal Microcontroll digital. Register sets. Addr reliability. Peripheral Interfacing using Interrupts. I/O ports and port Text Books: > James L. Antonako: > M.A.Mazidi&J.C.M. Education, 2007.	modes. Assembly language produces. But iming. Minimum vs Maxin 8255 PPI chip. 8259 Interrupt mann Vs Harvard architectum modes. Programming. Timer of the imiter of the series of the se	mum mode of operation controller. 8237 DMA cure. Programming mapperation. gram. Address space. t. Programming. FRA occontroller. Serial data f, DC motor, Stepper manually of Microprocess mbedded systems using	on. Memory interface. Parallel controller. On-chip peripherals -analog M vs flash for low power that transfer -UART, SPI and motor and LCD interfacing.	
Microprocessor based pers Instruction set. Addressing BIOS function calls. Hardware detail of 8086 B serial data transfer methods. Microcontroller. Von-Neur Microcontroller. Addressing Mixed Signal Microcontroll digital. Register sets. Addr reliability. Peripheral Interfacing using Interrupts. I/O ports and port Text Books: James L. Antonako: M.A.Mazidi&J.C.M. Education, 2007. John H. Davies, "M	onal computer system. Softward modes. Assembly language process and seembly language process. Assembly language process and seembly language process. Block diameters are modes. Programming. Timer of the seems of t	mum mode of operation controller. 8237 DMA cure. Programming mapperation. gram. Address space. t. Programming. FRA occontroller. Serial data f, DC motor, Stepper manually of Microprocess mbedded systems using	on. Memory interface. Parallel controller. On-chip peripherals -analog M vs flash for low power that transfer -UART, SPI and motor and LCD interfacing.	
Microprocessor based pers Instruction set. Addressing BIOS function calls. Hardware detail of 8086 B serial data transfer methods. Microcontroller. Von-Neur Microcontroller. Addressing Mixed Signal Microcontroll digital. Register sets. Addr reliability. Peripheral Interfacing using Interrupts. I/O ports and port Text Books: James L. Antonako: M.A.Mazidi&J.C.M. Education, 2007. John H. Davies, "M Reference Books:	onal computer system. Softward and computer system. Softward and systems. Assembly language property and the systems of the sy	mum mode of operation controller. 8237 DMA care. Programming mapperation. gram. Address space. It. Programming. FRA cocontroller. Serial data and a properation of Microprocess and the systems using the company of Microprocess and the company of Micropro	on. Memory interface. Parallel controller. On-chip peripherals -analog M vs flash for low power that transfer -UART, SPI and motor and LCD interfacing. Sors", Pearson, 1999 g Assembly & C. (2/e)", Pearson, 1999	
Microprocessor based pers Instruction set. Addressing BIOS function calls. Hardware detail of 8086 B serial data transfer methods. Microcontroller. Von-Neur Microcontroller. Addressing Mixed Signal Microcontroll digital. Register sets. Addr reliability. Peripheral Interfacing using Interrupts. I/O ports and port Text Books: James L. Antonako: M.A.Mazidi&J.C.M. Education, 2007. John H. Davies, "M Reference Books: Barry B. Brey, The	onal computer system. Softward and computer system. Softward and systems. Assembly language property and the systems of the systems. An Introduction to the Intel Mazidi Microcontroller and Enter SP430 Microcontroller Basics Intel Microprocessors, (7/e), E.	mum mode of operation controller. 8237 DMA are. Programming mapperation. gram. Address space. It. Programming. FRA cocontroller. Serial data and properation of Microprocess and	on. Memory interface. Parallel controller. On-chip peripherals -analog M vs flash for low power that transfer -UART, SPI and motor and LCD interfacing. Sors", Pearson, 1999 g Assembly & C. (2/e)", Pearson, 2006.	
Microprocessor based pers Instruction set. Addressing BIOS function calls. Hardware detail of 8086 B serial data transfer methods. Microcontroller. Von-Neur Microcontroller. Addressing Mixed Signal Microcontroll digital. Register sets. Addresliability. Peripheral Interfacing using Interrupts. I/O ports and port Text Books: James L. Antonako: M.A.Mazidi&J.C.M. Education, 2007. John H. Davies, "M Reference Books: Barry B. Brey, The K.J. Ayala, "The 80	onal computer system. Softward and computer system. Softward and systems. Assembly language property and the systems of the sy	mum mode of operation controller. 8237 DMA are. Programming moperation. gram. Address space. It. Programming. FRA cocontroller. Serial data and process of the process of	on. Memory interface. Parallel controller. On-chip peripherals -analog M vs flash for low power that transfer -UART, SPI and motor and LCD interfacing. Sors", Pearson, 1999 g Assembly & C. (2/e)", Pearson, 2006. on, 2006. on, 2004.	

This subject deals about the basics of 16-bit Microprocessor, 8-bit and 16-bit Micro controllers, their architectures, internal organization and their functions, peripherals, and interfacing.

Page 1 of 4

Course Outcomes	Aligned Programme Outcomes (PO)
After successful completion of the course the students are able to	
CO1: recall and apply the basic concept of digital Fundamentals to Microprocessor based personal computer system.	PO1,PO5,PO8,PO9, PO11, PO12-H PO2,PO3,PO4-L
CO2: illustrate how the different peripherals are interfaced with Microprocessor.	PO1,PO8-H PO2,PO3,PO4,PO5, PO9,PO11-M PO12-L
CO3: distinguish and analyze the properties of Microprocessors & Microcontrollers.	PO8-H PO1,PO2,PO3,PO4, PS01-1- PO5,PO9,PO11-M PO12-L /S03-L
CO4: understand a low power and reliability concept of mixed signal Microcontrollers.	PO1,PO5,PO8,PO12-H PO9,PO11-M PO2,PO3,PO4-L
CO5: analyze the data transfer information through serial & parallel ports.	PO3,PO4,PO5,PO8, PO9,PO11,PO12-H PO1,PO2-M PO6,PO7,PO10-L
	H-High-3 M- Medium-2 L- Low-1

COURSE PLAN - PART II

COURSE OVERVIEW

This course provides a short introduction to embedded electronic systems, where they are used, and ways in which they can be implemented. Microcontrollers were originally developed from Microprocessors for use in embedded electronic control systems, as their name implies. They include a processor and most or all of the memory, clock, and other systems nedded to support it. Everything is inside a single package.

COURSE TEACHING AND LEARNING ACTIVITIES

S.No.	Week/Contact Hours	Topic	Mode of Delivery
1	Third week of January	Microprocessor based personal computer system. Software model of 8086.	Chalk & Talk, PPT
2	Fourth week of January Segmented memory operation. Instruction set. Addressing modes.		Chalk & Talk, PPT
3	First week of February	Assembly language programming. Interrupts.	Chalk & Talk, PPT
4	Second week of February	Programming with DOS and BIOS function calls	PPT
5	Third week of February	Hardware detail of 8086. Bus timing. Minimum vs Maximum mode of operation.	Chalk & Talk, PPT
6	Fourth week of February	Memory interface. Parallel and serial data transfer methods	Chalk & Talk, PPT
7	First week of March	8259 Interrupt controller. 8237 DMA controller	PPT
8	Second week of March	Von-Neumann Vs Harvard architecture. Programming model -8051	Chalk & Talk, PPT
9	Third week of March Instruction set of 8051 Microcontroller. Addressing modes. Programming. Timer operation.		Chalk & Talk, PPT
10	Fourth week of March Mixed Signal Microcontroller: MSP430 series. Block diagram. Address space.		Chalk & Talk, PPT
11	First week of April	Serial data transfer - UART, SPI and I2C.	PPT

12	Second week of April Interrupts. I/O ports and port expansion Third week of April DAC, ADC, LCD, DC motor and Stepper motor interfacing with Microcontroller.		Chalk & Talk, PPT
13			PPT
14	Fourth week of April	PWM generation and peripheral interfacing with MSP430	PPT

COURSE ASSESSMENT METHODS (shall range from 4 to 6)

S.No.	Mode of Assessment	Week/Date	Duration	% Weightage
1	Assessment -1 Assignment 1	February second week		5 marks (1st unit)
2	Assessment -2 (Descriptive type exam)	February last week	1 Hour	20 marks (2 units) Unit 1 & 2
3	Assessment -3 (Descriptive type exam)	March last week	1 Hour	20 marks (2 units) Unit 3 & 5
4	Assessment -4 Assignment 2	April second week	9-15 [6]	5 marks (5 th unit)
CPA	Compensation Assessment*	April last week (If applicable)	1 Hour	20 marks (1,2,3 & 5 units)
5	Assessment – 5 * (Descriptive type exam) End semester exam	May second week	3 Hours	50 marks (All 5 units)

^{*}mandatory; refer to guidelines on page 4

COURSE EXIT SURVEY (mention the ways in which the feedback about the course shall be assessed)

Course feedback is assessed through

- 1. Class committee meeting
- 2. Frequently ask the questions in the class and analyzes the responses
- 3. Course exit survey form

Course Attainment is calculated through

Direct tools (Exams and Assignments)

COURSE POLICY (preferred mode of correspondence with students, compensation assessment policy to be specified)

COURSE ASSESSMENT:

- 1 Attending all the assessments are MANDATORY for every student.
- Assignment submission is MANDATORY for every student within the stipulated time failing which 10% weightage will not be considered for final grade assessment.
- 3 There will not be any improvement test for the students who score low marks in continuous assessment test.
- 4 Finally, every student is expected to score minimum marks as per the regulations of the institute out of the total assessments 1,2,3,4 and 5 to pass the course. Otherwise the student will be declared fail and 'F' grade will be awarded. Further the student can take up only FORMATIVE ASSESSMENT.

MODE OF CORRESPONDENCE (email/ phone etc.)

- All students are advised to check their NITT webmail account regularly. All the details about the schedule of classes, schedule of assessments, course material and any other information regarding the course will be sent through webmail only.
- 2 Doubts regarding the course can be clarified through webmail and in the concerned class hours. Queries, if any regarding the course shall through email to the Faculty and in the concerned class hours.

COMPENSATION ASSESSMENT POLICY

- Any student who fails to maintain 75% attendance only on reasonable medical/official grounds needs to appear for the compensation assessment (CPA) classes.
- 2 The portion for compensation assessment will be the portion of assessment 2 and 3.
 There is no CPA for Assessment 1 and 4.

ATTENDANCE POLICY (A uniform attendance policy as specified below shall be followed)

At least 75% attendance in each course is mandatory.

- A maximum of 10% shall be allowed under On Duty (OD) category.
- > Students with less than 65% of attendance shall be prevented from writing the final assessment and shall be awarded 'V' grade.

ACADEMIC DISHONESTY & PLAGIARISM

- 1. Sharing the answers through electronic media or any other mode will be treated as dishonesty and it is punishable.
- 2. Zero mark to be awarded for the offenders. For copying from another student, both students get the same penalty of zero mark.
- 3. The departmental disciplinary committee including the course faculty member, PAC chairperson and the HoD, as members shall verify the facts of the malpractice and award the punishment if the student is found guilty. The report shall be submitted to the Academic office.

The above policy against academic dishonesty shall be applicable for all the programmes.

ADDITIONAL INFORMATION

Any queries send a mail to thilagavathy@nitt.edu

FOR APPROVAL

Course Faculty 24) 1/2023 CC-Chairperson

HOD