NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI

This course outline template acts as a guide for writing your course outline. As every course is different, please feel free to amend the template/ format to suit your requirements.

COURSE OUTLINE TE	MPLATE	A STATE OF THE PARTY OF A	在一种地位的
Course Title	HDL Programming Labo	oratory	
Course Code	EC655	No. of Credits	2
Department	ECE	Faculty	Dr. R. K. Kavitha
Pre-requisites Course Code	None		
Course			
Coordinator(s) (if, applicable)			
Other Course	rkkavitha@nitt.edu	Telephone	0431-2503322
Teacher(s)/Tutor(s) E-mail		No.	
Course Type	√ Lab course	Elective co	ourse
以 在2015年的 国际	2015年,1950年 (1950年)	EL CITTE NOVEM	- 単位を製造を対応が必要を表現
COURSE OVERVIEW			
This course will Introdu	ce Fundamentals of HDL p	rogramming	
COURSE OBJECTIVE	S		
_	national, sequential circuits us	9	
 To verify and des 	ign the digital circuit by mean	s of Computer Aid	ed Engineering tools which
involves in progra	amming with the help of Veril	og HDL.	
COURSE OUTCOMES	(CO)		
Course Outcomes	(CO)		Aligned Programme
Course Outcomes		ents are able	Aligned Programme Outcomes (PO)
Course Outcomes After successful comple	etion of the course the stud	ents are able	
Course Outcomes After successful completo	etion of the course the stud	ents are able	Outcomes (PO)
Course Outcomes After successful comple	etion of the course the stud	ents are able	Outcomes (PO) PO1,2,3 -H
Course Outcomes After successful completo	etion of the course the stud	ents are able	Outcomes (PO)
Course Outcomes After successful completo CO1: understand the basi	etion of the course the stud		Outcomes (PO) PO1,2,3 -H PO4,5-M
Course Outcomes After successful completo CO1: understand the basi CO2: model digital syst	etion of the course the stud		Outcomes (PO) PO1,2,3 -H PO4,5-M PO6-L
Course Outcomes After successful completo CO1: understand the basi	etion of the course the stud		Outcomes (PO) PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H
Course Outcomes After successful completo CO1: understand the basi CO2: model digital syst	etion of the course the stud c concepts of verilog HDL ems in verilog HDL at dif	ferent levels of	Outcomes (PO) PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L
Course Outcomes After successful completo CO1: understand the basi CO2: model digital syst	etion of the course the stud	ferent levels of	Outcomes (PO) PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M
Course Outcomes After successful completo CO1: understand the basi CO2: model digital syst	etion of the course the stud c concepts of verilog HDL ems in verilog HDL at dif	ferent levels of	Outcomes (PO) PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H
Course Outcomes After successful completo CO1: understand the basi CO2: model digital syst abstraction CO3: know the simulation	etion of the course the stud c concepts of verilog HDL ems in verilog HDL at dif n techniques and test bench c	ferent levels of creation.	Outcomes (PO) PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M
Course Outcomes After successful completo CO1: understand the basi CO2: model digital syst abstraction CO3: know the simulation CO4: understand the de	etion of the course the stud c concepts of verilog HDL ems in verilog HDL at dif	ferent levels of creation.	Outcomes (PO) PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L
Course Outcomes After successful completo CO1: understand the basi CO2: model digital syst abstraction CO3: know the simulation CO4: understand the deversion	etion of the course the stud c concepts of verilog HDL ems in verilog HDL at dif n techniques and test bench of	ferent levels of creation.	Outcomes (PO) PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M
Course Outcomes After successful completo CO1: understand the basi CO2: model digital syst abstraction CO3: know the simulation CO4: understand the deversion	etion of the course the stud c concepts of verilog HDL ems in verilog HDL at dif n techniques and test bench c	ferent levels of creation.	Outcomes (PO) PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L
Course Outcomes After successful completo CO1: understand the basi CO2: model digital syst abstraction CO3: know the simulation CO4: understand the deversion	etion of the course the stud c concepts of verilog HDL ems in verilog HDL at dif n techniques and test bench of	ferent levels of creation.	Outcomes (PO) PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L
Course Outcomes After successful completo CO1: understand the basi CO2: model digital syst abstraction CO3: know the simulation CO4: understand the deversion	etion of the course the stud c concepts of verilog HDL ems in verilog HDL at dif n techniques and test bench of	ferent levels of creation.	Outcomes (PO) PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L
Course Outcomes After successful completo CO1: understand the basi CO2: model digital syst abstraction CO3: know the simulation CO4: understand the deversion	etion of the course the stud c concepts of verilog HDL ems in verilog HDL at dif n techniques and test bench of	ferent levels of creation.	Outcomes (PO) PO1,2,3 -H PO4,5-M PO6-L H-High M- Medium
Course Outcomes After successful completo CO1: understand the basi CO2: model digital syst abstraction CO3: know the simulation CO4: understand the deversion	etion of the course the stud c concepts of verilog HDL ems in verilog HDL at dif n techniques and test bench of	ferent levels of creation.	Outcomes (PO) PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L PO1,2,3 -H PO4,5-M PO6-L

S.No.	Week	Topic		Mode of Delivery
1.	2 rd week of September	Lab course Introduc Flow Demo	ction and Tool	
2.		Adder/ Subtractor		
3.		Multiplexer/ Demultiplexer		
4.	Second week of October	Encoder/ Priority Encoder		
5.	Third week of October	Code Converter		
6.	Fourth week of October	Flipflop		
7.	First week of November	Shift Register/ U Register	Iniversal Shift	Through weekly Lab experiments
8.	Second week of November	Comparator, Downcounter	Upcounter/	
9.	Third week of November	Udps		
10.	O. Fourth week of November Memory – R		M	
11	First week of December	Array Multiplier/ Array Multiplier With Pipelining		
12. 2 nd week of December		FIR Filter/ Fir Filter With Pipelinig		
13	 3rd week of December 	Project Demo		
cou	RSE ASSESSMENT	METHODS		
S.No	. Mode of Assessment	Week/Date	Duration	% Weightage
1.	Continuous Assessment			20 marks
2.	Written test (Assessment 1)	December First week	1 Hour	30 marks
3.	Mini Project	December second week	1 Hour	20 marks
4.	End Sem Exam	As per the Academic Calender	3 Hours	30 marks
	Compensation Assesssment	Not Applicable for Labs	-	-

ESSENTIAL READINGS: Textbooks, reference books Website addresses, journals, etc.

- > 1. M.D.Ciletti, "Modeling, Synthesis and Rapid Prototyping with the Verilog HDL", PHI, 1999.
- ➤ 2. S. Palnitkar, "Verilog HDL A Guide to Digital Design and Synthesis", Pearson, 2003.

Reference Books:

- > J Bhaskar, "A Verilog HDL Primer (3rd edition)", Kluwer, 2005.
- M.G.Arnold, "Verilog Digital Computer Design", Prentice Hall (PTR), 1999.
- Recent literature in Modeling and Synthesis with Verilog HDL.

-3-

COURSE EXIT SURVEY (mention the ways in which the feedback about the course is assessed and indicate the attainment also)

Course feedback is assessed through

- 1. Class committee meeting
- 2. Performance in the assessments
- 3. Course exit survey form

Course Attainment is calculated through

1. Direct tools (Exams and seminars)

COURSE POLICY (including plagiarism, academic honesty, attendance, etc.)

- 1. The students through class representative may give their feedback at any time which will be duly addressed.
- 2. Feedback from the students through MIS and class committee meetings.

ADDITIONAL COURSE INFORMATION

Any queries send a mail to rkkavitha@nitt.edu

FOR SENATE'S CONSIDERATION

Course Faculty

CC-Chairperson

HOL