# NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI

This course outline template acts as a guide for writing your course outline. As every course is different, please feel free to amend the template/ format to suit your requirements.

COURSE OUTLINE TE	MPLATE		
Course Title	BASICS OF VLSI		
Course Code	EC653	No. of Credits	3
Department	ECE	Faculty	Dr. R. K. Kavitha
Pre-requisites Course Code	None		
Course			
Coordinator(s) (if, applicable)			-,
Other Course Teacher(s)/Tutor(s) E-mail	rkkavitha@nitt.edu	Telephone No.	0431-2503322
Course Type	Core course Elective course		
	COLOR DE LA CONTRACTOR	<b>的块面性和</b>	
COURSE OVERVIEW			
This course will Introdu	ce fundamental concepts a	nd various aspec	cts of VLSI
COURSE OBJECTIVE	S		
. To provide rigo	erous foundation in MOS and C	MOS digital circu	nits
			growing challenges of power
consumption and	_		
•			
COURSE OUTCOMES	S (CO)		
	, (00)		Aligned Programme
Course Outcomes			Outcomes (PO)
	etion of the course the stude	ents are able	
to	OMO bee 20M eeiee di	Ctachnology	PO1,2 -H
CO1: Implement the logic	circuits using MOS and CMOS	s technology.	PO3,4,5,6-L
		1	
CO2: Analyze various circ	uit configurations and their ap	oplications	PO1,2 -H PO3 -M
			PO4,5,6-L
CO3: Analyze the merits	of circuits according to the	technology and	PO1,2 -H
applications change.			PO3 -M
огр			PO4,5,6-L
CO4: Design low power CMOS VLSI circuits. PO1,2 -H			
			PO3 -M
CO5. Us do-standala	id advanges in CMOS Tealing	logy	PO4,5,6-L PO1,2 -H
COS: Understand the rap	id advances in CMOS Techno	logy	PO3,4,5 -M
			PO6-L
			H-High M- Medium
			L=Low

S.No. Week		Topic	Mode of Delivery	
1.	3 <sup>rd</sup> week of August	Family of digital ICs. Speed / power performance of various IC techniques.	Chalk & Talk	
2.	Fourth week of September	MOS transistor structure Nmos & pmos switch concept Compound gates, Pass transistors & Transmission gates Tristate inverters. Multiplexers Latches & Flip flops	Chalk & Talk	
3.	First week of October	Gate layout & Stick diagrams VLSI design flow	Chalk & Talk	
4.	Second week of October	Ideal I-V characteristics of the MOS transistor C-V characteristics, MOS capacitance models	Chalk & Talk	
5.	Third week of October	Non ideal I-V effects (velocity saturation, Sub threshold conduction) CMOS inverter DC characteristics curve Ratioed inverters transfer function Pass transistor DC characteristics	Chalk & Talk	
6.	Fourth week of October	Switch level RC delay models NAND & NOR gates delay estimation Linear delay model Delay in multistage logic networks	Chalk & Talk	
7.	First week of November	Power dissipation. (Static & dynamic) Resistance & capacitance estimation Delay in distributed RC circuits. (L, T & π models)	Chalk & Talk	
8.	Second week of November	Design margins. Hard & soft errors Estimating the logical effort & parasitic delay in Compound gates Hi skew & low skew gates	Chalk & Talk	
9.	Third week of November	Ratioed circuits (Pseudo- nmos) Pre charge & Evaluation mode of operation of dynamic circuits Domino logic, Multiple output domino logic	Chalk & Talk	
10.	Fourth week of November	Differential logic circuits (DCVS, DSL & DCVSPG) Race problems in dynamic logic circuits	Chalk & Talk	
11.	First week of December	Problem solving BiCMOS inverter Comparison of circuit families	Chalk & Talk	

		Problem solving	
12.	2 <sup>nd</sup> week of December	Integrated resistors & capacitors Integrated resistors & capacitors, Layout design rules Demo on DRC and LVS	Students seminar using PPT
13.			e PPT

## COURSE ASSESSMENT METHODS

S.No.	Mode of Assessment	Week/Date	Duration	% Weightage
1.	Written test (Assessment 1) (Descriptive type)	As per the Institute Academic calender-July	1 Hour	20 marks (1 ½ units)
2.	Written test (Assessment 2) (Descriptive type)	2022	1 Hour	20 marks (1 ½ units)
3.	Seminar (oral presentation)		30 minutes(per student)	10 marks
4.	Written Exam (Descriptive type)		3 Hours	50 marks (5 units)
	Retest (CPA)		1 Hour	20 marks (3 units)

# ESSENTIAL READINGS: Textbooks, reference books Website addresses, journals, etc

#### Text Books:

- N.H.E.Weste, D. Harris, "CMOS VLSI Design (3/e)", Pearson, 2005.
- ➤ J.Rabey, M. Pedram," Digital Integrated circuits (2/e)", PHI, 2003.

## Reference Books:

- Pucknell & Eshraghian, "Basic VLSI Design", (3/e), PHI, 1996.
- Logical Effort: Designing Fast CMOS Circuits, Morgan Kaufmann; First edition, 1999)
- > Recent literature in Basics of VLSI.

# COURSE EXIT SURVEY (mention the ways in which the feedback about the course is assessed and indicate the attainment also)

#### Course feedback is assessed through

- 1. Class committee meeting
- 2. Frequently ask the questions in the class and analyzes the responses
- 3. Course exit survey form

## Course Attainment is calculated through

1. Direct tools (Exams and seminars)

COURSE POLICY (including plagiarism, academic honesty, attendance, etc.)

#### **ATTENDANCE**

### As per Institute rules

At least 75% attendance in each course is mandatory. A maximum of 10% shall be allowed under On Duty (OD) category. Students with less than 65% of attendance shall be prevented from writing the final assessment and shall be awarded 'V' grade. Students awarded 'V' grade must compulsorily redo the course.

#### COMPENSATION ASSESSMENT

1 Attending all the assessments are mandatory for every student.

Compensation assessment would be allowed for the students who fail to attend the regular assessment process during the course due to genuine reasons.

#### Passing Minimum:

A minimum of 30% should be scored in the final assessment for a pass. The passing minimum for all the courses shall be the maximum of 35% or Class Average/2.

- The students through class representative may give their feedback at any time which will be duly addressed.
- 2. Feedback from the students through MIS and class committee meetings.

#### ADDITIONAL COURSE INFORMATION

Any queries send a e-mail to rkkavitha@nitt.edu

FOR SENATE'S CONSIDERATION

Course Faculty 400 CC-Chairperson

ThegerathyHOD