

**DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING  
NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI**

COURSE PLAN – PART I			
<b>Name of the programme and specialization</b>	<i>B. Tech. Electronics and Communication Engineering</i>		
<b>Course Title</b>	<i>Digital Signal Processing Laboratory</i>		
<b>Course Code</b>	<i>ECLR15</i>	<b>No. of Credits</b>	<i>2 (Two)</i>
<b>Pre-requisite subject(s)</b>	<i>ECPC15 Digital Signal Processing</i>		
<b>Session</b>	July 2022	<b>Section (if, applicable)</b>	A
<b>Name of Faculty</b>	<i>Dr. P. Sudharsan</i>	<b>Department</b>	<i>ECE</i>
<b>Email</b>	<i>sudharsan@nitt.edu</i>	<b>Telephone No.</b>	
<b>Name of Course Coordinator(s) (if, applicable)</b>			
<b>E-mail</b>		<b>Telephone No.</b>	---
<b>Course Type</b>	<b>ELR</b>		
<b>Syllabus (approved in BoS)</b>			
<b><u>MATLAB tool based simulation experiments:</u></b>			
<ol style="list-style-type: none"> <li>1. Realization of correlation of two discrete signals</li> <li>2. Realization of convolution</li> <li>3. FIR filter design</li> <li>4. IIR filter design</li> <li>5. DFT implementation</li> </ol>			
<b><u>TMS320C5416 Digital Signal Processor kit based Experiments</u></b>			
<ol style="list-style-type: none"> <li>1. Study of various addressing modes and arithmetic sequence generation</li> <li>2. Convolution using MAC, MACD and MACP instructions. Convolution using overlap add and overlap save method</li> <li>3. Wave pattern generation</li> <li>4. FIR filter implementation</li> <li>5. DFT implementation using FFT radix-2 algorithm</li> </ol>			
<b>ESSENTIAL READINGS : Textbooks, reference books Website addresses, journals, etc</b>			
<ol style="list-style-type: none"> <li>1. Refer the presentation slides given for each experiment.</li> <li>2. B.Venkataramani and M.Bhaskar, "Digital Signal Processor, Architecture, Programming and Applications", (2/e), McGraw- Hill, 2010</li> <li>3. S.Srinivasan and Avtar Singh, "Digital Signal Processing, Implementations using DSP Microprocessors with Examples from TMS320C54X", Brooks/Cole, 2004.</li> <li>4. S.M.Kuo and W.S.S.Gan, "Digital Signal Processors: Architectures, Implementations, and Applications", Printice Hall, 2004</li> </ol>			

<b>COURSE OBJECTIVES</b>			
<ul style="list-style-type: none"> <li>To program and analyze the signal processing functions such as convolution, correlation etc. using Matlab tool.</li> <li>To learn and implement algorithms for FIR, IIR filters and DFT using FFT using Matlab tool.</li> <li>To learn the addressing modes and implement the DSP algorithms in digital signal processors.</li> </ul>			
<b>COURSE OUTCOMES (CO)</b>			
<b>Course Outcomes</b>			<b>Aligned Programme Outcomes (PO)</b>
1. Write Matlab program for signal processing functions			PO1,PO2,PO3
2. Implement algorithms to realize digital filters and transforms			PO1,PO2,PO3,PO4
3. Write and execute application program in digital signal processors			PO4PO5,PO6,PO7
4. Implement signal processing algorithms in digital signal processors			PO4,PO5,PO6,PO7, PO11
5. Learn real time interfacing and data acquisition of signals			PO4, PO5,PO6,PO7, PO11
<b>COURSE PLAN – PART II</b>			
<b>COURSE OVERVIEW</b>			
<p><i>Digital Signal Processing Laboratory intends to provide the students with the basic understandings about MATLAB implementation of discrete systems and system functions like convolution, correlation, filters and exposure to computational algorithms like DFT, FFT etc., The students are exposed to architectures of DSP processors, it's assembly language programming in TMS320C5416 DSP Processor and implementation of the digital signal processing algorithms using DSP processors.</i></p>			
<b>COURSE TEACHING AND LEARNING ACTIVITIES</b>			
<b>S. No.</b>	<b>Week</b>	<b>Topic</b>	<b>Mode of Delivery</b>
		<i>Mat lab tool Experiments</i>	
1	<i>I WEEK</i>	<i>Demo</i>	
2	<i>II WEEK</i>	<i>Realization of correlation of two discrete signals</i>	<i>Lab Exercise</i>
3	<i>III WEEK</i>	<i>Realization of convolution</i>	<i>Lab Exercise</i>
4	<i>IV WEEK</i>	<i>FIR filter design</i>	<i>Lab Exercise</i>
5	<i>V WEEK</i>	<i>IIR filter design</i>	<i>Lab Exercise</i>
6	<i>VI WEEK</i>	<i>DFT implementation</i>	<i>Lab Exercise</i>
7	<i>VII WEEK</i>	To repeat incomplete experiments	
		<i>TMS320C54X Processor Experiments</i>	
8	<i>VIII WEEK</i>	<i>Study of various addressing modes and arithmetic sequence generation</i>	<i>Lab Exercise</i>
9	<i>IX WEEK</i>	<i>Convolution using MAC, MACD and MACP instructions. Convolution using overlap add and overlap save method</i>	<i>Lab Exercise</i>
10	<i>X WEEK</i>	<i>Wave pattern generation</i>	<i>Lab Exercise</i>
11	<i>XI WEEK</i>	<i>FIR filter implementation</i>	<i>Lab Exercise</i>
12	<i>XII WEEK</i>	<i>DFT implementation using FFT radix-2 algorithm</i>	<i>Lab Exercise</i>
13	<i>XIII WEEK</i>	To repeat any incomplete experiments	

<b>COURSE ASSESSMENT METHODS (shall range from 4 to 6)</b>				
<b>S. No.</b>	<b>Mode of Assessment</b>	<b>Week/Date</b>	<b>Duration</b>	<b>% Weightage</b>
1.	Record work	One experiment to be completed every week. The prepared record for each experiment to be submitted every week through online mode before the start of the next experiment.	Every week	10
2	Oral viva	To test students understanding	10 minutes	10
3.	Objective Written Exam	One week prior to final assessment Matlab, DSP processor	1 hour	50
4.	Final assessment	One week before the theory assessments	3 hours	30
<b>*mandatory; refer to guidelines on page 4</b>				
<b>COURSE EXIT SURVEY (mention the ways in which the feedback about the course shall be assessed)</b>				
<ol style="list-style-type: none"> <li>1. Feedback from students during class committee meetings</li> <li>2. Feedback directly also from students</li> </ol>				
<b>COURSE POLICY (preferred mode of correspondence with students, compensation assessment policy to be specified)</b>				
<b><u>COURSE ASSESSMENT:</u></b>				
<ol style="list-style-type: none"> <li>1. Attending all the assessments are mandatory for every student.</li> <li>2. No compensation assessment for Assessment 3.</li> <li>3. Finally, every student is expected to score minimum marks as per the regulations of the institute out of the total assessments 1, 2, and 3. Otherwise student would be declared fail and 'F' grade will be awarded. Further the student can take up only <b>FORMATIVE ASSESSMENT</b>.</li> </ol>				
<b><u>MODE OF CORRESPONDENCE (email/ phone etc.)</u></b>				
<ol style="list-style-type: none"> <li>1. Doubts regarding the course can be clarified by fixing proper timing with the teacher during working hours only.</li> <li>2. Queries, if any regarding the course shall only through email to the teacher.</li> </ol>				
<b><u>ATTENDANCE POLICY</u> (A uniform attendance policy as specified below shall be followed)</b>				
<ol style="list-style-type: none"> <li>1. <b>At least 75% attendance in each course is mandatory.</b></li> <li>2. <b>A maximum of 10% shall be allowed under On Duty (OD) category.</b></li> <li>3. Students with <b>less than 65% of attendance</b> shall be prevented from writing the final assessment and <b>shall be awarded 'V' grade.</b></li> </ol>				
<b><u>ACADEMIC DISHONESTY &amp; PLAGIARISM</u></b>				
<ol style="list-style-type: none"> <li>1. Possessing a mobile phone, carrying bits of paper, talking to other students, copying from others during an assessment will be treated as punishable dishonesty.</li> <li>2. Zero mark to be awarded for the offenders. For copying from another student, both students get the same penalty of zero mark.</li> <li>3. The departmental disciplinary committee including the course faculty member, PAC chairperson and the HoD, as members shall verify the facts of the malpractice and award</li> </ol>				

*the punishment if the student is found guilty. The report shall be submitted to the Academic office.*



*The above policy against academic dishonesty shall be applicable for all the programmes.*

**ADDITIONAL INFORMATION**

*The faculty is available for consultation at times as per the intimation given by the faculty.*

**FOR APPROVAL**

Course Faculty 

CC-Chairperson  HOD 

(Dr.R.K.Jeyachitra)