DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI

COURSE PLAN – PART I					
Name of the programme and specialization	B. Tech. Electronics and Communication Engineering				
Course Title	Digital Signal Processing Laboratory				
Course Code	ECLR15	No. of Credits	2 (Two)		
Pre-requisite subject(s)	ECPC15 Digital Signal Processing				
Session	July 2022	Section (if, applicable)	A		
Name of Faculty	Dr. P. Sudharsan	Department	ECE		
Email	sudharsan@nitt.edu	Telephone No.			
Name of Course Coordinator(s) (if, applicable)		_			
E-mail		Telephone No.			
Course Type	ELR				
 Realization of co. Realization of co. FIR filter design IIR filter design DFT implements <u>TMS320C5416 Digital</u> Study of various Convolution usin and overlap sav Wave pattern ge FIR filter implements 	<i>imulation experiments:</i> orrelation of two discrete onvolution Signal Processor kit ba addressing modes and a ng MAC, MACD and MAC e method eneration	signals I <u>sed Experiments</u> arithmetic sequence g CP instructions. Conv	generation olution using overlap add		
 Refer the presentat B.Venkataramani and and Applications", (2 S.Srinivasan and A Microprocessors with the presentation 	ion sildes given for each nd M.Bhaskar, "Digital Sig 2/e), McGraw- Hill,2010 vtar Singh, "Digital Signal th Examples from TMS32 5.Gan," Digital Signal Pro	experiment. gnal Processor, Arch Processing, Implem 20C54X", Brooks/Cole	entations using DSP e, 2004.		

COURSE OBJECTIVES

- To program and analyze the signal processing functions such as convolution, correlation etc. using Matlab tool.
- To learn and implement algorithms for FIR, IIR filters and DFT using FFT using Matlab tool.
- To learn the addressing modes and implement the DSP algorithms in digital signal processors.

COURSE OUTCOMES (CO)

Course Outcomes	Aligned Programme Outcomes (PO)			
1. Write Matlab program for signal processing functions	PO1,PO2,PO3			
2. Implement algorithms to realize digital filters and transforms	PO1,PO2,PO3,PO4			
3. Write and execute application program in digital signal processors	PO4PO5,PO6,PO7			
 Implement signal processing algorithms in digital signal processors 	PO4,PO5,PO6,PO7, PO11			
5. Learn real time interfacing and data acquisition of signals	PO4, PO5,PO6,PO7, PO11			
COURSE PLAN – PART II				

COURSE OVERVIEW

Digital Signal Processing Laboratory intends to provide the students with the basic understandings about MATLAB implementation of discrete systems and system functions like convolution, correlation, filters and exposure to computational algorithms like DFT, FFT etc., The students are exposed to architectures of DSP processors, it's assembly language programming in TMS320C5416 DSP Processor and implementation of the digital signal processing algorithms using DSP processors.

COURSE TEACHING AND LEARNING ACTIVITIES S. Week Mode of Delivery Topic No. Mat lab tool Experiments 1 I WEEK Demo 2 II WEEK Realization of correlation of two discrete signals Lab Exercise 3 III WEEK Realization of convolution Lab Exercise 4 IV WEEK FIR filter design Lab Exercise 5 V WEEK IIR filter design Lab Exercise 6 VI WEEK Lab Exercise DFT implementation 7 VII WEEK To repeat incomplete experiments TMS320C54X Processor Experiments VIII WEEK Study of various addressing modes and Lab Exercise 8 arithmetic sequence generation 9 IX WEEK Convolution using MAC. MACD and MACP Lab Exercise instructions. Convolution using overlap add and overlap save method 10 X WEEK Wave pattern generation Lab Exercise 11 XI WEEK FIR filter implementation Lab Exercise Lab Exercise 12 XII WEEK DFT implementation using FFT radix-2 algorithm 13 XIII WEEK To repeat any incomplete experiments

S. No.	Mode of Assessment	Week/Date	Duration	% Weightage
1.	Record work	One experiment to be completed every week. The prepared record for each experiment to be submitted every week through online mode before the start of the next experiment.	Every week	10
2	Oral viva	To test students understanding	10 minutes	10
З.	Objective Written Exam	One week prior to final assessment Matlab, DSP processor	1 hour	50
4.	Final assessment	One week before the theory assessments	3 hours	30

*mandatory; refer to guidelines on page 4

COURSE EXIT SURVEY (mention the ways in which the feedback about the course shall be assessed)

1. Feedback from students during class committee meetings

2. Feedback directly also from students

COURSE POLICY (preferred mode of correspondence with students, compensation assessment policy to be specified)

COURSE ASSESSMENT:

- 1. Attending all the assessments are mandatory for every student.
- 2. No compensation assessment for Assessment 3.
- 3. Finally, every student is expected to score minimum marks as per the regulations of the institute out of the total assessments 1, 2, and 3. Otherwise student would be declared fail and 'F' grade will be awarded. Further the student can take up only FORMATIVE ASSESSMENT.

MODE OF CORRESPONDENCE (email/ phone etc.)

- 1. Doubts regarding the course can be clarified by fixing proper timing with the teacher during working hours only.
- 2. Queries, if any regarding the course shall only through email to the teacher.

ATTENDANCE POLICY (A uniform attendance policy as specified below shall be followed)

- 1. At least 75% attendance in each course is mandatory.
- 2. A maximum of 10% shall be allowed under On Duty (OD) category.
- **3.** Students with **less than 65% of attendance** shall be prevented from writing the final assessment and **shall be awarded 'V' grade**.

ACADEMIC DISHONESTY & PLAGIARISM

- 1. Possessing a mobile phone, carrying bits of paper, talking to other students, copying from others during an assessment will be treated as punishable dishonesty.
- 2. Zero mark to be awarded for the offenders. For copying from another student, both students get the same penalty of zero mark.
- 3. The departmental disciplinary committee including the course faculty member, PAC chairperson and the HoD, as members shall verify the facts of the malpractice and award

the punishment if the student is found guilty. The report shall be submitted to the Academic office.

The above policy against academic dishonesty shall be applicable for all the programmes.

ADDITIONAL INFORMATION

The faculty is available for consultation at times as per the intimation given by the faculty.

FOR APPROVAL

Course Faculty HOD (Dr.R.K.Jeyachitra)