

Department of Computer Science and Engineering National Institute of Technology, Tiruchirappalli

1. Course Outline			
Course Title	DIGITAL LABORA	TORY	
Course Code	CSLR32	10.00	U materialistic de la
Programme, Department & Section	B.Tech. – CSE B section	No. of Credits	3
Co-requisites Course Code	-	Faculty Name	B. Shameedha Begum
E-mail	shameedha@nitt.edu	Telephone No.	0431 - 2503215
Course Type	LR	and Comments of State	
Session in Academic Year	July - November 202	3 Session (Odd Semes	ster)

2. Course Overview

- This subject covers design and implementation of Digital circuits.

3. Course Objectives

- To be familiar with basic combinational components used in the typical data path designs
- To design and test synchronous sequential, asynchronous sequential circuits
- To design the circuits using Verilog

4. Course Outcomes (CO)

- Ability to design and develop basic digital circuits
- Ability to design combinational and synchronous sequential circuits using basic gates, and flip-flops.
- Ability to debug digital circuits

	Aligned Programme Outcome (PO)							
5. Course Outcomes (CO)	PO-	PO-	PO-	PO-	PO-	PO-	PO-	PO-
Ability to design synchronous sequential circuits using basic flip-flops, counters, PLA, PAL	S	М	S	S	S	S	В	М
Ability to design and develop basic digital circuits	S	S	S	S	S	М	В	М
Ability to debug digital circuits	М	М	S	M	S	М	В	М

S.No	Title	Type		Mode of delivery				
	VEOTAGOS	L	T	C&T	PPT	VL/VC	DEMO	
1	Study of Logic Gates	1		- Ann			1	
2	Design of Adders		Land.				1	
3	Design of Subtractors						1	
4	Conversion of Binary to Excess-3						- V	
5	Design of Encoders and Decoders						1	
6	Parity Generator and Checker			california (1	
7	Design of a Multiplexor						1	
8	Design of a Magnitude Comparator			n.i			1	
9	Design of a Demultiplexor	TOW.	M.	MAGE	159	simel	1	
10	Implementation of T, JK Flip-flops						1	
11	Conversion of Flip Flops	in the	in sens				1	
12	3-Bit Synchronous and Asynchronous Counter						1	
13	Design and Implementation of Shift Registers	nes				lams a	1	
14	Implementation of 4:1 Multiplexor in Verilog	H2 EE	pag	Sylve	Tanl Ti	da rigilao	1	
15	Implementation of 4-Bit Full Adder in Verilog	1072	Bar.			TOTAL	1	
16	Implementation of 4-Bit Ripple Counter in Verilog						√.	

Sl. No.	Mode of Assessment	Week / Date	Duration	Marks
1	Continuous Assessment	Every Lab Session	Distributed of	20
2	Record	Every Lab Session	-	10
3	Model Exam	6 th and 9th Week	3 hours	40
4	End Semester Exam	As per Schedule	3 hours	30
			Total	100

8. Essential Readings (Textbooks, Reference books, Websites, Journals, etc.)

- Morris Mano and Micheal D. Ciletti, "Digital System Design", 5th Edition, PHI, 2012
 Samir Palnitkar, "Verilog HDL", 2nd Edition, Pearson Education, 2003

For Senate's Consideration

Course Faculty

Class Committee Chairperson

HOD / CSE