

# Department of Computer Science and Engineering National Institute of Technology Tiruchirappalli

1. Course Outline			<b>*</b>			
Course Title	DIGITAL LABORATO	RY	THE RESERVE OF THE PERSON OF T			
Course Code	CSLR32					
Programme, Department & Section	B.Tech. – CSE A section	No. of Credits	3			
Co-requisites Course Code		Scholar Name	Kannadasan K			
E-mail	kannadasankk@gmail.com 406119003@nitt.edu	Telephone No.	0431 - 2503242			
Course Type	LR					
Session in Academic Year	July – November 2022 Session (Odd Semester)					

#### 2. Course Overview

- This course covers design and implementation of Digital circuits.

#### 3. Course Objectives

- To develop programs in Hardware Description Language
- To design and implement synchronous sequential, asynchronous sequential circuits
- To be familiar with basic combinational and sequential components used in the typical data path designs

## 4. Course Outcomes (CO)

- Ability to design synchronous sequential circuits using basic flip-flops, counters, PLA, PAL
- Ability to design and develop basic digital circuits
- Ability to debug digital circuits

A CONTRACTOR OF THE PARTY OF TH	Aligned Programme Outcome (PO)							
5. Course Outcomes (CO)	PO-		PO-			PO-		
Ability to design synchronous sequential circuits using basic flip-flops, counters, PLA, PAL	S	М	S	S	S	S	В	M
Ability to design and develop basic digital circuits	S	S	S	S	S	М	В	М
Ability to debug digital circuits	М	М	s	М	S	М	В	M

S.No	Title	Type		Mode of delivery			
		L	Т	С&Т	PPT	VL/VC	DEMO
1	Study of Logic Gates	1					<b>√</b>
2	Design of Adders	V					<b>√</b>
3	Design of Subtractors	1					<b>√</b>
4	Conversion of Binary to Excess-3	V					√
5	Design of Encoders and Decoders	V					√
6	Parity Generator and Checker	V					√
7	Design of a Multiplexor	V					√
8	Design of a Magnitude Comparator	V					√
9	Design of a Demultiplexer	V					√
10	Implementation of T, JK Flip-flops	V					√
11	Conversion of Flip Flops	V					√
12	3-Bit Synchronous and Asynchronous Counter	V					<b>V</b>
13	Design and Implementation of Shift Registers	V					1
14	HDL Implementation of 4:1 Multiplexor	V					1
15	HDL Implementation of 4-Bit Full Adder	V					1
16	HDL Implementation of 4-Bit Ripple Counter	V					1

7. Course Assessment Methods						
Sl. No.	Mode of Assessment	Week / Date	Duration	Marks		
1	Continuous Assessment	Every Lab Session	2 hours 30 mins	35		
2	Record	Every Lab Session	-	10		
3	Model Exam	6 <sup>th</sup> Week	3 hours	30		
4	End Semester Exam	As per schedule	3 hours	25		
			Total	100		

### 8. Essential Readings (Textbooks, Reference books, Websites, Journals, etc.)

1. Morris Mano and Micheal D. Ciletti, "Digital System Design", 5th Edition, PHI, 2012

Class Committee Chairperson

2. Samir Palnitkar, "Verilog HDL", 2nd Edition, Pearson Education, 2003

For Senate's Consideration

Course Faculty
RESEARCH SCHOLAR

KANNADASAN K